15.07.2013 Views

Automatic control function programming manual ladder language

Automatic control function programming manual ladder language

Automatic control function programming manual ladder language

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

3.7.3.2 Card Status %Irc3C.W<br />

Variables<br />

This word informs the user of the internal status of the card. This <strong>function</strong>ality is available only on the 32I/24O cards<br />

and 32-24 I/O, 64-48 I/O extension cards of the machine operator panel.<br />

Register %Irc3C.W has the following format:<br />

Bit 15<br />

Internal card fault Short-circuit/Power supply fault<br />

If no fault is detected, this register contains 0x00FF.<br />

The internal card status is checked periodically. The programmer can set the period by <strong>function</strong> DIAGIQ().<br />

If a problem is detected, the register is no longer updated. The user must force the register to 0x00FF to restart update.<br />

REMARK If an internal card fault is detected then the general I/O card error bit %R97F.2<br />

(DEFCARTE) is set.<br />

3.7.3.3 Dialogue Error Counter %Irc3A.W<br />

This word is incremented whenever a link error or card error is detected when polling a card. This counter is blocked<br />

at 0x7FFF.<br />

3.7.3.4 Bus Status %Irc39.B<br />

This byte informs the user of the status of the serial I/O bus link:<br />

- 0 operation OK,<br />

- 1 no echo frame,<br />

- 2 check-sum error on echo frame,<br />

- 3 no response frame,<br />

- 4 check-sum error on response frame,<br />

- 5 optical fibre cut,<br />

- 6 other errors.<br />

The card internal fault bits include the input line fault bits and output line fault bits (refer to the detailed description for<br />

each card supporting this <strong>function</strong>ality).<br />

If the input link bits are set, the state of the corresponding power supply fault bits is not significant.<br />

If the output link bits are set, the state of the corresponding short circuit fault bits is not significant.<br />

REMARK If four consecutive transmission errors occur on the same card, the general serial<br />

I/O bus link fault bit %R97F.0 (DEFBUS) is set and the watchdog is reset.<br />

If the transmission errors occur during machine processor initialisation, the general<br />

serial I/O bus link fault bit %R97F.0 (DEFBUS) is set and the watchdog is not set.<br />

If the transmission errors occur during a CPU reset, the general serial I/O bus link fault<br />

bit M97F.0 (DEFBUS) is set and the watchdog is disabled.<br />

Bit 0<br />

en-938846/7 3 - 11<br />

3

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!