PPKE ITK PhD and MPhil Thesis Classes

More documents

Recommendations

Info

32 1. INTRODUCTION 1.5.2 Cell Blade Systems Cell blade systems are built up from two Cell processor chips interconnected with a broadband interface. They offer extreme performance to accelerate computeintensive tasks. The IBM Blade Center QS20 (see Figure 1.15) is equipped with two Cell processor chips, Gigabit Ethernet, and 4x InfiniBand I/O capability. Its computing power is 400GFLOPS peak. Further technical details are as follows: • Dual 3.2GHz Cell BE Processor Configuration • 1GB XDRAM (512MB per processor) • Blade-mounted 40GB IDE HDD • Dual Gigabit Ethernet controllers • Double-wide blade (uses 2 BladeCenter slots) Several QS20 may be interconnected in a Blade Center house with max. 2.8TFLOPS peak computing power. It can be reached by utilizing maximum 7 Blades per chassis. The second generation blade system is the IBM Blade Center QS21which is equipped with two Cell processor chips, 1GB XDRAM (512MB per processor) memory, Gigabit Ethernet, and 4x InfiniBand I/O capability. Several QS21 may be interconnected in a Blade Center chassis with max. 6.4TFLOPS peak computing power. The third generation blade system is the IBM Blade Center QS22 equipped with new generation PowerXCell 8i processors manufactured using 65nm technology. Double precision performance of the SPEs are significantly improved providing extraordinary computing density up to 6.4 TFLOPS single precision and up to 3.0 TFLOPS double precision in a single Blade Center house. These blades are the main building blocks of the world’s fastest supercomputer (2009) at Los Alamos National Laboratory which first break through the ”petaflop barrier” of 1,000 trillion operations per second. The main building blocks of the world’s fastest supercomputer, besides the AMD Opteron X64 cores, are the Cell processors. The Cell processors produce 95% computing power of the entire system (or regarding computational task), while the AMD processors
1.5 IBM Cell Broadband Engine Architecture 33 Rambus XDR DRAM 512MB Rambus XDR DRAM 512MB Cell BE Processor Cell BE Processor Flash, RTC & NVRAM HDD PCI - ATA 1 Gb EN PHY ATA PCI South Brigde 4 USB; Serial,etc. PCI Express 4x South Brigde 4 USB; Serial,etc. PCI Express 4x Flash 1 Gb EN PHY 1 Gb Ethernet InfiniBand 4X InfiniBand 4X 1 Gb Ethernet DRAM DRAM IB Daughter Card IB Daughter Card IB 4x Conn IB 4x Conn IB 4x Conn IB 4x Conn OPTIONAL OPTIONAL Figure 1.15: IBM Blade Center QS20 architecture mounted on LS22 board are for supporting internode communication. The peak computing performance is 6.4 TFLOPS single precision and up to 3.0 TFLOPS double precision in a single Blade Center house.
Page 1: An Optimal Mapping of Numerical Sim
Page 5 and 6: Acknowledgements It is not so hard
Page 7 and 8: Contents 1 Introduction 1 1.1 Cellu
Page 9: CONTENTS iii 4.3.3 Operating Steps
Page 12 and 13: vi LIST OF FIGURES 2.4 Performance
Page 15: List of Tables 2.1 Comparison of di
Page 18 and 19: xii LIST OF ABBREVIATIONS FPE Falco
Page 21 and 22: Chapter 1 Introduction Due to the r
Page 23 and 24: 3 can be represented in arbitrary t
Page 25 and 26: 1.1 Cellular Neural/Nonlinear Netwo
Page 27 and 28: 1.2 Cellular Neural/Nonlinear Netwo
Page 29 and 30: 1.3 CNN-UM Implementations 9 the Lo
Page 31 and 32: 1.3 CNN-UM Implementations 11 modif
Page 33 and 34: 1.4 Field Programmable Gate Arrays
Page 47 and 48: 1.5 IBM Cell Broadband Engine Archi
Page 49 and 50: 1.5 IBM Cell Broadband Engine Archi
Page 51: 1.5 IBM Cell Broadband Engine Archi
Page 55 and 56: Chapter 2 Mapping the Numerical Sim
Page 57 and 58: 2.1 Introduction 37 18 Load instruc
Page 59 and 60: 2.1 Introduction 39 Instruction his
Page 61 and 62: 2.1 Introduction 41 2E+07 1E+07 9E+
Page 63 and 64: 2.1 Introduction 43 Main memory 8 t
Page 65 and 66: 2.1 Introduction 45 6 4.5 3 Speedup
Page 67 and 68: 2.1 Introduction 47 2.50E+07 1.88E+
Page 69 and 70: 2.2 Ocean model and its implementat
Page 71 and 72: 2.2 Ocean model and its implementat
Page 73 and 74: 2.3 Computational Fluid Flow Simula
Page 89 and 90: Chapter 3 Investigating the Precisi
Page 91 and 92: 3.2 Numerical Solutions of the PDEs
Page 93 and 94: 3.3 Testing Methodology 73 In fixed
Page 95 and 96: 3.4 Properties of the Arithmetic Un
Page 97 and 98: 3.4 Properties of the Arithmetic Un
Page 99 and 100: 3.5 Results 79 in the L2 cache of t
Page 101 and 102: 3.5 Results 81 1E-02 1E-03 Error 1E
Page 103 and 104:
3.5 Results 83 arithmetic unit requ
Page 105:
3.6 Conclusion 85 point and the 40
Page 108 and 109:
4. IMPLEMENTING A GLOBAL ANALOGIC P
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
110 5. SUMMARY OF NEW SCIENTIFIC RE
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 141 and 142:
References The author’s journal p
Page 143 and 144:
5.2 Application of the results 123
Page 145 and 146:
Page 147 and 148:
show all

PPKE ITK PhD and MPhil Thesis Classes

Create successful ePaper yourself

Delete template?

Save as template?