15.11.2012 Views

LPC2131/2132/2138 User Manual - mct.net

LPC2131/2132/2138 User Manual - mct.net

LPC2131/2132/2138 User Manual - mct.net

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Philips Semiconductors Preliminary <strong>User</strong> <strong>Manual</strong><br />

ARM-based Microcontroller<br />

22. EMBEDDED TRACE MACROCELL<br />

FEATURES<br />

Closely track the instructions that the ARM core is executing<br />

10 pin interface<br />

1 External trigger input<br />

All registers are programmed through JTAG interface<br />

Does not consume power when trace is not being used<br />

THUMB instruction set support<br />

APPLICATIONS<br />

<strong>LPC2131</strong>/<strong>2132</strong>/<strong>2138</strong><br />

As the microcontroller has significant amounts of on-chip memories, it is not possible to determine how the processor core is<br />

operating simply by observing the external pins. The ETM provides real-time trace capability for deeply embedded processor<br />

cores. It outputs information about processor execution to a trace port. A software debugger allows configuration of the ETM<br />

using a JTAG interface and displays the trace information that has been captured, in a format that a user can easily understand.<br />

DESCRIPTION<br />

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and<br />

exports it through a narrow trace port. An external Trace Port Analyzer captures the trace information under software debugger<br />

control. Trace port can broadcast the Instruction trace information. Instruction trace (or PC trace) shows the flow of execution of<br />

the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only<br />

broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace<br />

information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators,<br />

counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being<br />

executed. Self-modifying code can not be traced because of this restriction.<br />

ETM Configuration<br />

The following standard configuration is selected for the ETM macrocell.<br />

Table 201: ETM Configuration<br />

Resource number/type Small 1<br />

Pairs of address comparators 1<br />

Data Comparators 0 (Data tracing is not supported)<br />

Memory Map Decoders 4<br />

Counters 1<br />

Sequencer Present No<br />

External Inputs 2<br />

Embedded Trace Macrocell 249 November 22, 2004

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!