15.11.2012 Views

LPC2131/2132/2138 User Manual - mct.net

LPC2131/2132/2138 User Manual - mct.net

LPC2131/2132/2138 User Manual - mct.net

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Philips Semiconductors Preliminary <strong>User</strong> <strong>Manual</strong><br />

ARM-based Microcontroller<br />

REGISTER DESCRIPTION<br />

<strong>LPC2131</strong>/<strong>2132</strong>/<strong>2138</strong><br />

The ETM contains 29 registers as shown in Table 203. below. They are described in detail in the ARM IHI 0014E document<br />

published by ARM Limited, which is available via the Inter<strong>net</strong> at http://www.arm.com.<br />

Table 203: ETM Registers<br />

Name Description Access<br />

Register<br />

encoding<br />

ETM Control Controls the general operation of the ETM Read/Write 000 0000<br />

ETM Configuration Code Allows a debugger to read the number of each type of resource Read Only 000 0001<br />

Trigger Event Holds the controlling event Write Only 000 0010<br />

Eight-bit register, used to statically configure the memory map<br />

Memory Map Decode Control<br />

decoder<br />

Write Only 000 0011<br />

ETM Status Holds the pending overflow status bit Read Only 000 0100<br />

System Configuration Holds the configuration information using the SYSOPT bus Read Only 000 0101<br />

Trace Enable Control 3 Holds the trace on/off addresses<br />

Write Only<br />

000 0110<br />

Trace Enable Control 2 Holds the address of the comparison Write Only 000 0111<br />

Trace Enable Event Holds the enabling event Write Only 000 1000<br />

Trace Enable Control 1 Holds the include and exclude regions Write Only 000 1001<br />

FIFOFULL Region Holds the include and exclude regions Write Only 000 1010<br />

FIFOFULL Level Holds the level below which the FIFO is considered full Write Only 000 1011<br />

ViewData event Holds the enabling event Write Only 000 1100<br />

ViewData Control 1 Holds the include/exclude regions Write Only 000 1101<br />

ViewData Control 2 Holds the include/exclude regions Write Only 000 1110<br />

ViewData Control 3 Holds the include/exclude regions Write Only 000 1111<br />

Address Comparator 1 to 16 Holds the address of the comparison Write Only 001 xxxx<br />

Address Access Type 1 to 16 Holds the type of access and the size Write Only 010 xxxx<br />

reserved - - 000 xxxx<br />

reserved - - 100 xxxx<br />

Initial Counter Value 1 to 4 Holds the initial value of the counter Write Only 101 00xx<br />

Counter Enable 1 to 4 Holds the counter clock enable control and event Write Only 101 01xx<br />

Counter reload 1 to 4 Holds the counter reload event Write Only 101 10xx<br />

Counter Value 1 to 4 Holds the current counter value Read Only 101 11xx<br />

Sequencer State and Control Holds the next state triggering events. - 110 00xx<br />

External Output 1 to 4 Holds the controlling events for each output Write Only 110 10xx<br />

Reserved - - 110 11xx<br />

Reserved - - 111 0xxx<br />

Reserved - - 111 1xxx<br />

Embedded Trace Macrocell 251 November 22, 2004

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!