15.11.2012 Views

LPC2131/2132/2138 User Manual - mct.net

LPC2131/2132/2138 User Manual - mct.net

LPC2131/2132/2138 User Manual - mct.net

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Philips Semiconductors Preliminary <strong>User</strong> <strong>Manual</strong><br />

ARM-based Microcontroller<br />

2.0 GB<br />

2.0 GB - 8K<br />

1.0 GB<br />

0.0 GB<br />

Note: memory regions are not drawn to scale.<br />

12K byte Boot Block<br />

(re-mapped from top of Flash memory)<br />

(Boot Block interrupt vectors)<br />

Reserved Addressing Space<br />

32 kB On-Chip SRAM<br />

(SRAM interrupt vectors)<br />

Reserved Addressing Space<br />

(12k byte Boot Block re-Mapped to higher address range)<br />

512K byte Flash Memory<br />

Active interrupt vectors (from Flash, SRAM, or Boot Block)<br />

0x8000 0000<br />

0x7FFF FFFF<br />

0x4000 8000<br />

0x4000 7FFF<br />

0x4000 0000<br />

0x3FFF FFFF<br />

0x0008 0000<br />

0x0007 FFFF<br />

0x0000 0000<br />

<strong>LPC2131</strong>/<strong>2132</strong>/<strong>2138</strong><br />

Figure 6: Map of lower memory is showing re-mapped and re-mappable areas (LPC<strong>2138</strong> with 512 kB Flash).<br />

<strong>LPC2131</strong>/<strong>2132</strong>/<strong>2138</strong> Memory Addressing 27 November 22, 2004

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!