1. xerox 560 computer system - The UK Mirror Service

More documents

Recommendations

Info

Table C-2. Memory Unit Status RegisterBit PositionFau Its Detected by Memory Unit:0-21 Fau It address snapshot22 Reserved23 Memory unit parity error24 Storage module selection error25 Address In parity error26 Data In parity error27 Write-lock memory storage parity error28 Port se I ect i on error29 Operation mode undefined30 Control sequence check fault error31 Multiple error196 Appendix C
XEROXPublication Revision SheetJANUARY, 1974CORRECTIONS TO XEROX <strong>560</strong> COMPUTER REFERENCE MANUALPUBLICATION NO. 9030 76A, JANUARY, 1974Page 9 should be replaced with the page attached to this revision sheet. Page 10 is a backup page with no change.<strong>The</strong> revision bar in the margin of the page indicates that it is corrected information.XEROX@ is a trademark of XEROX CORPORATION. 90 30 76A-l (1/74)
Page 1 and 2:
Xerox 560 ComputerReference Manual9
Page 5 and 6:
4. INPUT/OUTPUT OPERA TIO NS 142 AG
Page 7 and 8:
1. XEROX 560 COMPUTER SYSTEMINTRODU
Page 10 and 11:
Many operations are performed in fl
Page 12 and 13:
Rapid Context Switching. When respo
Page 14 and 15:
2. SYSTEM ORGANIZATIONThe elements
Page 16:
FAST MEMORYARITHMETIC AND CONTROL U
Page 19 and 20:
INFORMATION BOUNDARIESBasic process
Page 21 and 22:
(Maximumof eight)Core Core Core Cor
Page 23 and 24:
3. Diagnostic logic. Each memory dr
Page 25 and 26:
eference address field of the instr
Page 27 and 28:
Instruction in memory:Instruction i
Page 29 and 30:
Real-extended addressing is specifi
Page 31:
Table 1. Basic Processor Operating
Page 35 and 36:
DesignationFunctionDesignationFunct
Page 37 and 38:
InterruptStateDisarmedArmed[$Waitin
Page 39 and 40:
AddressTable 2. Interrupt Locations
Page 41 and 42:
is assumed to contain an XPSD or a
Page 43 and 44:
Table 3. Summary of Trap LocationsL
Page 45 and 46:
TRAP MASKSThe programmer may mask t
Page 47 and 48:
PUSH-DOWN STACK LIMIT TRAPPush-down
Page 49 and 50:
Instruction Name Mnemonic FaultDeci
Page 51 and 52:
subroutine. However, with certain c
Page 53 and 54:
3. INSTRUCTION REPERTOIREThis chapt
Page 55 and 56:
CC1 is unchanged by the instruction
Page 57 and 58:
Condition code settings:2 3 4 Resul
Page 59 and 60:
Example 2, odd R field value:Before
Page 61 and 62:
significance (FS), floating zero (F
Page 63 and 64:
next sequential register after regi
Page 65 and 66:
R 1 R2 R3 MeaningoThe effective vir
Page 67 and 68:
Page 69 and 70:
MIMULTIPLY IMMEDIATE(Immediate oper
Page 71 and 72:
original contents of register R, re
Page 73 and 74:
Instruction NameCompare HalfwordMne
Page 75 and 76:
Page 77 and 78:
2 3 4 Result of ShiftCircular Shift
Page 79 and 80:
4. At the completion of the left sh
Page 81 and 82:
Instruction NameFloating Subtract L
Page 83 and 84:
The following table shows the possi
Page 85 and 86:
Table 8.Condition Code Settings for
Page 87 and 88:
PACKED DECIMAL NUMBERSAll decimal a
Page 89 and 90:
DSTDECIMAL STORE(Byte index alignme
Page 91 and 92:
If no indirect addressing or indexi
Page 93 and 94:
Instruction NameMnemonicDesignation
Page 95 and 96:
Both byte strings are C bytes in le
Page 97 and 98:
of the destination byte that caused
Page 99 and 100:
again present, unti I a positive or
Page 101 and 102:
The new contents of register 7 are:
Page 103 and 104:
traps to location X'42 1 as a resul
Page 105 and 106:
If there is sufficient space in the
Page 107 and 108:
If CC1, or CC3, or both CC1 and CC3
Page 109 and 110:
appropriate memory stack locations
Page 111 and 112:
II, EI) are generated by II ORing"
Page 113 and 114:
In the real extended addressing mod
Page 115 and 116:
CAll INSTRUCTIONSEach ofthe four CA
Page 117 and 118:
The XPSD instruction' is used for t
Page 119 and 120:
If (I)1O = 0, trap or interrupt ins
Page 121 and 122:
For either memory map format and ei
Page 123 and 124:
initial value plus the initial valu
Page 125 and 126:
Table 9. Status Word 0Field Bits Co
Page 127 and 128:
READ INTERRUPT INHIBITSThe followin
Page 129 and 130:
Table 11.Read Direct Mode 9 Status
Page 131 and 132:
SET ALARM INDICATORThe following co
Page 133 and 134:
INPUT jOUTPUT INSTRUCTIONSThe I/o i
Page 135 and 136:
Table 13.Description of I/o Instruc
Page 137 and 138:
Table 15.Device Status Byte (Regist
Page 139 and 140:
Table 16. Operational Status Byte (
Page 141 and 142:
Table 19.Status Response Bits for A
Page 143 and 144:
If CC4 = 0, the MIOP is in a normal
Page 145 and 146:
2 3 4 Meaningo 0 I/o address not re
Page 147 and 148:
The functions of bits within the DC
Page 149 and 150:
4. Each unit-record controller (int
Page 151 and 152: Interrupt at Channel End (Bit Posit
Page 153 and 154: Transfer in Channel. A control lOCO
Page 155 and 156: Otherwise, the first word of the ne
Page 157 and 158: Depending upon the characteristics
Page 159 and 160: change the rate on the primary cons
Page 161 and 162: Location(hex) (dec)20 3221 3322 342
Page 163 and 164: Table 22.Diagnostic Control (P-Mode
Page 165 and 166: at its normal rate (e. g., fixed du
Page 167 and 168: SET LOW CLOCK MARGINSThis command c
Page 169 and 170: BP STATUS AND NO.Th i s group of i
Page 171 and 172: Input5MPri ntout5MFunctionStore X 1
Page 173 and 174: 6. SYSTEM CONFIGURATION CONTROLPool
Page 175 and 176: Table 25. Functions of Processor Cl
Page 177: Table 26. Functions of Memory Unit
Page 180 and 181: STANDARD 8-BIT COMPUTER CODES (EBCD
Page 182 and 183: STANDARD SYMBOL-CODE CORRESPONDENCE
Page 184 and 185: STANDARD SYMBOL-CODE CORRESPONDENCE
Page 186 and 187: TABLE OF POWERS OF SIXTEEN II162564
Page 188 and 189: HEXADECIMAL-DECIMAL INTEGER CONVERS
Page 194 and 195: HEXADECIMAL-DECIMAL FRACTION CONVER
Page 196 and 197: HEXADECIMAL-DECIMAL FRACTION CONVER
Page 198 and 199: APPENDIX B.GLOSSARY OF SYMBOLIC TER
Page 200 and 201: TermMeaningTermMeaningWKxWrite key
Page 204 and 205: Y OYf'lV r'f'lrnf'lrtil"\n'''' ....
Page 206: 701 South Aviation BoulevardEI Segu
show all

1. xerox 560 computer system - The UK Mirror Service

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?