13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

24594 Rev. 3.10 February 2005 AMD64 TechnologyTo preserve compatibility with future processors, reservedfields require special h<strong>and</strong>ling when read or written bysoftware.Reserved fields may be further qualified as MBZ, RAZ, SBZor IGN (see definitions).Software must not depend on the state of a reserved field,nor upon the ability of such fields to return to a previouslywritten state.If a reserved field is not marked with one of the abovequalifiers, software must not change the state of that field; itmust reload that field with the same values returned from aprior read.REXAn instruction prefix that specifies a 64-bit oper<strong>and</strong> size <strong>and</strong>provides access to additional registers.RIP-relative addressingAddressing relative to the 64-bit RIP instruction pointer.setTo write a bit value of 1. Compare clear.SIBA byte following an instruction opcode that specifiesaddress calculation based on scale (S), index (I), <strong>and</strong> base(B).SIMDSingle instruction, multiple data. See vector.SSEStreaming SIMD extensions instruction set. See 128-bitmedia instructions <strong>and</strong> 64-bit media instructions.SSE2Extensions to the SSE instruction set. See 128-bit mediainstructions <strong>and</strong> 64-bit media instructions.SSE3Further extensions to the SSE instruction set. See 128-bitmedia instructions.Prefacexxiii

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!