Volume 3: General-Purpose and System Instructions - Stanford ...

More documents

Recommendations

Info

AMD64 Technology 24594 Rev. 3.10 February 2005logical registers (FPR0–FPR7 physical registers), and aresupported if the following bit is set:- MMX instructions, indicated by EDX bit 23 of CPUIDstandard function 1 and extended function 8000_0001h.• AMD 3DNow! Instructions—Vector floating-pointinstructions that comprise the AMD 3DNow! technology, usethe MMX logical registers (FPR0–FPR7 physical registers),and are supported if the following bit is set:- AMD 3DNow! instructions, indicated by EDX bit 31 ofCPUID extended function 8000_0001h.• AMD Extensions to MMX Instructions—Vector integerinstructions that use the MMX registers and are supported ifthe following bit is set:- AMD extensions to MMX instructions, indicated by EDXbit 22 of CPUID extended function 8000_0001h.• AMD Extensions to 3DNow! Instructions—Vector floatingpointinstructions that use the MMX registers and aresupported if the following bit is set:- AMD extensions to 3DNow! instructions, indicated byEDX bit 30 of CPUID extended function 8000_0001h.• SSE Instructions—Vector integer instructions that use theMMX registers, single-precision vector and scalar floatingpointinstructions that use the XMM registers, plus otherinstructions for data-type conversion, prefetching, cachecontrol, and memory-access ordering. These instructions aresupported if the following bits are set:- SSE, indicated by EDX bit 25 of CPUID standardfunction 1.- FXSAVE and FXRSTOR, indicated by EDX bit 24 ofCPUID standard function 1 and extended function8000_0001h.Several SSE opcodes are also implemented by the AMDExtensions to MMX Instructions.• SSE2 Instructions—Vector and scalar integer and doubleprecisionfloating-point instructions that use the XMMregisters, plus other instructions for data-type conversion,cache control, and memory-access ordering. Theseinstructions are supported if the following bit is set:- SSE2, indicated by EDX bit 26 of CPUID standardfunction 1.456 Appendix D: Instruction Subsets and CPUID Feature Sets
24594 Rev. 3.10 February 2005 AMD64 TechnologySeveral instructions originally implemented as MMXinstructions are extended in the SSE2 instruction set toinclude opcodes that use XMM registers.• SSE3 Instructions—Horizontal addition and subtraction ofpacked single-precision and double-precision floating pointvalues, simultaneous addition and subtraction of packedsingle-precision and double-precision values, move withdupication, and floating-point-to-integer conversion. Theseinstructions are supported if the following bit is set:- SSE3, indicated by ECX bit 0 of CPUID standardfunction 1.• Long-Mode Instructions—Instructions introduced by AMDwith the AMD64 architecture. These instructions aresupported if the following bit is set:- Long mode, indicated by EDX bit 29 of CPUID extendedfunction 8000_0001h.For complete details on the CPUID feature sets listed inTable D-1, see “Processor Feature Identification” in Volume 2.D.3 Instruction ListTable D-1.Instruction Subsets and CPUID Feature SetsInstructionInstruction Subsetand CPUID Feature Set(s) 1Mnemonic Description CPLGeneral-Purpose128-BitMedia64-BitMediax87SystemAAAASCII Adjust AfterAddition3BasicAADASCII Adjust BeforeDivision3BasicAAMASCII Adjust AfterMultiply3BasicAASASCII Adjust AfterSubtraction3BasicADC Add with Carry 3 Basic1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number and type of operands.Appendix D: Instruction Subsets and CPUID Feature Sets 457
Page 2 and 3:
© 2002, 2003, 2004, 2005 Advanced
Page 4 and 5:
AMD64 Technology 24594 Rev. 3.10 Fe
Page 6 and 7:
Page 8:
Page 12 and 13:
Page 14 and 15:
AMD64 Technology 24594—Rev. 3.10
Page 16 and 17:
Page 18 and 19:
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
Page 216 and 217:
Page 218 and 219:
Page 220 and 221:
Page 222 and 223:
Page 224 and 225:
Page 226 and 227:
Page 228 and 229:
Page 230 and 231:
Page 232 and 233:
Page 234 and 235:
Page 236 and 237:
Page 238 and 239:
Page 240 and 241:
Page 242 and 243:
Page 244 and 245:
Page 246 and 247:
Page 248 and 249:
Page 250 and 251:
Page 252 and 253:
Page 254 and 255:
Page 256 and 257:
Page 258 and 259:
Page 260 and 261:
Page 262 and 263:
Page 264 and 265:
Page 266 and 267:
Page 268 and 269:
Page 270 and 271:
Page 272 and 273:
Page 274 and 275:
Page 276 and 277:
Page 278 and 279:
Page 280 and 281:
Page 282 and 283:
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
Page 304 and 305:
Page 306 and 307:
Page 308 and 309:
Page 310 and 311:
Page 312 and 313:
Page 314 and 315:
Page 316 and 317:
Page 318 and 319:
Page 320 and 321:
Page 322 and 323:
Page 324 and 325:
Page 326 and 327:
Page 328 and 329:
Page 330 and 331:
Page 332 and 333:
Page 334 and 335:
Page 336 and 337:
Page 338 and 339:
Page 340 and 341:
Page 342 and 343:
Page 344 and 345:
Page 346 and 347:
Page 348 and 349:
Page 350 and 351:
Page 352 and 353:
Page 354 and 355:
Page 356 and 357:
Page 358 and 359:
Page 360 and 361:
Page 362 and 363:
Page 364 and 365:
Page 366 and 367:
Page 368 and 369:
Page 370 and 371:
Page 372 and 373:
Page 374 and 375:
Page 376 and 377:
Page 378 and 379:
Page 380 and 381:
Page 382 and 383:
Page 384 and 385:
Page 386 and 387:
Page 388 and 389:
Page 390 and 391:
Page 392 and 393:
Page 394 and 395:
Page 396 and 397:
Page 398 and 399:
Page 400 and 401:
Page 402 and 403:
Page 404 and 405:
Page 406 and 407:
Page 408 and 409:
Page 410 and 411:
Page 412 and 413:
Page 414 and 415:
Page 416 and 417:
Page 418 and 419:
Page 420 and 421:
Page 422 and 423:
Page 424 and 425:
Page 426 and 427:
Page 428 and 429:
Page 430 and 431:
Page 432 and 433:
Page 434 and 435:
Page 436 and 437: AMD64 Technology 24594 Rev. 3.10 Fe
Page 534: AMD64 Technology 24594 Rev. 3.10 Fe
show all

Volume 3: General-Purpose and System Instructions - Stanford ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?