13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

24594 Rev. 3.10 February 2005 AMD64 TechnologyTable B-1.Operations <strong>and</strong> Oper<strong>and</strong>s in 64-Bit Mode (continued)Instruction <strong>and</strong>Opcode (hex) 1Type ofOperation 2DefaultOper<strong>and</strong>Size 3For 32-BitOper<strong>and</strong> Size 4For 64-BitOper<strong>and</strong> Size 4TEST—Test Bits85A9F7 /0Promoted to64 bits.32 bits No GPR register results.UD2—Undefined Operation0F 0BSame aslegacy mode.Not relevant.No GPR register results.VERR—Verify Segment for Reads0F 00 /4Same aslegacy mode.Oper<strong>and</strong> sizefixed at 16bitsNo GPR register results.VERW—Verify Segment for Writes0F 00 /5Same aslegacy mode.Oper<strong>and</strong> sizefixed at 16bitsNo GPR register results.WAIT—Wait for Interrupt9BSame aslegacy mode.Not relevant.No GPR register results.WBINVD—Writeback <strong>and</strong> Invalidate AllCaches0F 09Same aslegacy mode.Not relevant.No GPR register results.WRMSR—Write to Model-Specific Register0F 30Same aslegacy mode.Not relevant.No GPR register results.MSR[63:32] = RDX[31:0]MSR[31:0] = RAX[31:0]Note:1. See “<strong>General</strong> Rules for 64-Bit Mode” on page 413, for opcodes that do not appear in this table.2. The type of operation, excluding considerations of oper<strong>and</strong> size or extension of results. See “<strong>General</strong> Rules for 64-Bit Mode” onpage 413 for definitions of “Promoted to 64 bits” <strong>and</strong> related topics.3. If “Type of Operation” is 64 bits, a REX prefix is needed for 64-bit oper<strong>and</strong> size, unless the instruction size defaults to 64 bits. Ifthe oper<strong>and</strong> size is fixed, oper<strong>and</strong>-size overrides are silently ignored.4. Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result oper<strong>and</strong>s, notsource oper<strong>and</strong>s. Unless otherwise stated, 8-bit <strong>and</strong> 16-bit results leave the high 56 or 48 bits, respectively, of 64-bit destinationregisters unchanged. Immediates <strong>and</strong> branch displacements are sign-extended to 64 bits.5. Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized <strong>and</strong> default to 64 bits. For 32-bit address size, any pointer<strong>and</strong> count registers are zero-extended to 64 bits.6. The default oper<strong>and</strong> size can be overridden to 16 bits with 66h prefix, but there is no 32-bit oper<strong>and</strong>-size override in 64-bit mode.Appendix B: <strong>General</strong>-<strong>Purpose</strong> <strong>Instructions</strong> in 64-Bit Mode 443

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!