13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

AMD64 Technology 24594 Rev. 3.10 February 2005Table D-1.Instruction Subsets <strong>and</strong> CPUID Feature Sets (continued)CMPPSCompare Packed Single-Precision Floating-PointCMPS Compare Strings 3 BasicCMPSB Compare Strings by Byte 3 BasicCMPSDCMPSDCMPSQCMPSSCMPSWCompare Strings byDoublewordCompare Scalar Double-Precision Floating-PointCompare Strings byQuadwordCompare Scalar Single-Precision Floating-PointCompare Strings byWord333333Basic 2Long ModeBasicCMPXCHG Compare <strong>and</strong> Exchange 3 BasicCMPXCHG8BCMPXCHG16BCOMISDCOMISSCompare <strong>and</strong> ExchangeEight BytesCompare <strong>and</strong> ExchangeSixteen BytesCompare Ordered ScalarDouble-PrecisionFloating-PointCompare Ordered ScalarSingle-PrecisionFloating-Point333CMPXCHG8BCMPXCHG16BCPUID Processor Identification 3 BasicCQOInstructionMnemonic Description CPLConvert Quadword toDouble Quadword33<strong>General</strong>-<strong>Purpose</strong>Long ModeInstruction Subset<strong>and</strong> CPUID Feature Set(s) 1128-BitMediaSSESSE2 2SSESSE2SSE64-BitMediax87<strong>System</strong>1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number <strong>and</strong> type of oper<strong>and</strong>s.460 Appendix D: Instruction Subsets <strong>and</strong> CPUID Feature Sets

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!