13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

24594 Rev. 3.10 February 2005 AMD64 TechnologyrFLAGS16-bit, 32-bit, or 64-bit flags register. Compare RFLAGS.RFLAGS64-bit flags register. Compare rFLAGS.rIP16-bit, 32-bit, or 64-bit instruction-pointer register. CompareRIP.RIP64-bit instruction-pointer register.RSI64-bit version of the ESI register.RSP64-bit version of the ESP register.SPStack pointer register.SSStack segment register.TPRTask priority register, a new register introduced in theAMD64 architecture to speed interrupt management.TRTask register.Endian OrderThe x86 <strong>and</strong> AMD64 architectures address memory using littleendianbyte-ordering. Multibyte values are stored with theirleast-significant byte at the lowest byte address, <strong>and</strong> they areillustrated with their least significant byte at the right side.Strings are illustrated in reverse order, because the addresses oftheir bytes increase from right to left.Related Documents• Peter Abel, IBM PC Assembly Language <strong>and</strong> Programming,Prentice-Hall, Englewood Cliffs, NJ, 1995.• Rakesh Agarwal, 80x86 Architecture & Programming: <strong>Volume</strong>II, Prentice-Hall, Englewood Cliffs, NJ, 1991.Prefacexxvii

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!