13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

AMD64 Technology 24594 Rev. 3.10 February 2005Table D-1.Instruction Subsets <strong>and</strong> CPUID Feature Sets (continued)MOVHPSMOVLHPSMOVLPDMOVLPSMOVMSKPDMOVMSKPSMOVNTDQMOVNTIMOVNTPDMOVNTPSInstructionMnemonic Description CPLMove High PackedSingle-PrecisionFloating-PointMove Packed Single-Precision Floating-PointLow to HighMove Low PackedDouble-PrecisionFloating-PointMove Low PackedSingle-PrecisionFloating-PointExtract Packed Double-Precision Floating-PointSign MaskExtract Packed Single-Precision Floating-PointSign MaskMove Non-TemporalDouble QuadwordMove Non-TemporalDoubleword orQuadwordMove Non-TemporalPacked Double-PrecisionFloating-PointMove Non-TemporalPacked Single-PrecisionFloating-Point33333<strong>General</strong>-<strong>Purpose</strong>SSE2SSESSESSE2SSESSE23 SSE SSE3 SSE23 SSE23 SSE23 SSEInstruction Subset<strong>and</strong> CPUID Feature Set(s) 1128-BitMedia64-BitMediax87<strong>System</strong>1. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number <strong>and</strong> type of oper<strong>and</strong>s.476 Appendix D: Instruction Subsets <strong>and</strong> CPUID Feature Sets

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!