Volume 3: General-Purpose and System Instructions - Stanford ...

More documents

Recommendations

Info

AMD64 Technology 24594 Rev. 3.10 February 2005Mnemonic Opcode DescriptionOUTSBOUTSWOUTSDRelated InstructionsIN, INSx, OUTrFLAGS AffectedNoneExceptions6E6F6FOutput the byte in DS:rSI to the port specified in DX, thenincrement or decrement rSI.Output the word in DS:rSI to the port specified in DX, thenincrement or decrement rSI.Output the doubleword in DS:rSI to the port specified in DX, thenincrement or decrement rSI.Exception RealVirtual8086 Protected Cause of ExceptionStack, #SS X X X A memory address exceeded the stack segment limit or was noncanonical.General protection,#GPXXXA memory address exceeded a data segment limit or was non-canonical.XA null data segment was used to reference memory.XOne or more I/O permission bits were set in the TSS for the accessedport.X The CPL was greater than the IOPL and one or more I/O permissionbits were set in the TSS for the accessed port.Page fault, #PF X X A page fault resulted from the execution of the instruction.Alignment check, #AC X X An unaligned memory reference is performed while alignmentchecking was enabled.222 OUTSx
24594 Rev. 3.10 February 2005 AMD64 TechnologyPOPPop StackCopies the value pointed to by the stack pointer (SS:rSP) to the specified register ormemory location and then increments the rSP by 2 for a 16-bit pop, 4 for a 32-bit pop,or 8 for a 64-bit pop.The operand-size attribute determines the amount by which the stack pointer isincremented (2,4 or 8 bytes). The stack-size attribute determines whether SP, ESP, orRSP is incremented.For forms of the instruction that load a segment register (POP DS, POP ES, POP FS,POP GS, POP SS), the source operand must be a valid segment selector. When asegment selector is popped into a segment register, the processor also loads allassociated descriptor information into the hidden part of the register and validates it.It is possible to pop a null segment selector value (0000–0003h) into the DS, ES, FS, orGS register. This action does not cause a general protection fault, but a subsequentreference to such a segment does cause a #GP exception. For more information aboutsegment selectors, see “Segment Selectors and Registers” on page 82.In 64-bit mode, the POP operand size defaults to 64 bits and there is no prefixavailable to encode a 32-bit operand size. Using POP DS, POP ES, or POP SSinstruction in 64-bit mode generates an invalid-opcode exception.This instruction cannot pop a value into the CS register. The RET (Far) instructionperforms this function.Mnemonic Opcode DescriptionPOP reg/mem16 8F /0 Pop the top of the stack into a 16-bit register or memory location.POP reg/mem32 8F /0Pop the top of the stack into a 32-bit register or memory location.(No prefix for encoding this in 64-bit mode.)POP reg/mem64 8F /0 Pop the top of the stack into a 64-bit register or memory location.POP reg16 58 +rw Pop the top of the stack into a 16-bit register.POP reg3258 +rdPop the top of the stack into a 32-bit register.(No prefix for encoding this in 64-bit mode.)POP reg64 58 +rq Pop the top of the stack into a 64-bit register.POP DS1FPop the top of the stack into the DS register.(Invalid in 64-bit mode.)POP 223
Page 2 and 3:
© 2002, 2003, 2004, 2005 Advanced
Page 4 and 5:
AMD64 Technology 24594 Rev. 3.10 Fe
Page 6 and 7:
Page 8:
Page 12 and 13:
Page 14 and 15:
AMD64 Technology 24594—Rev. 3.10
Page 16 and 17:
Page 18 and 19:
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203: AMD64 Technology 24594 Rev. 3.10 Fe
Page 302 and 303:
Page 304 and 305:
Page 306 and 307:
Page 308 and 309:
Page 310 and 311:
Page 312 and 313:
Page 314 and 315:
Page 316 and 317:
Page 318 and 319:
Page 320 and 321:
Page 322 and 323:
Page 324 and 325:
Page 326 and 327:
Page 328 and 329:
Page 330 and 331:
Page 332 and 333:
Page 334 and 335:
Page 336 and 337:
Page 338 and 339:
Page 340 and 341:
Page 342 and 343:
Page 344 and 345:
Page 346 and 347:
Page 348 and 349:
Page 350 and 351:
Page 352 and 353:
Page 354 and 355:
Page 356 and 357:
Page 358 and 359:
Page 360 and 361:
Page 362 and 363:
Page 364 and 365:
Page 366 and 367:
Page 368 and 369:
Page 370 and 371:
Page 372 and 373:
Page 374 and 375:
Page 376 and 377:
Page 378 and 379:
Page 380 and 381:
Page 382 and 383:
Page 384 and 385:
Page 386 and 387:
Page 388 and 389:
Page 390 and 391:
Page 392 and 393:
Page 394 and 395:
Page 396 and 397:
Page 398 and 399:
Page 400 and 401:
Page 402 and 403:
Page 404 and 405:
Page 406 and 407:
Page 408 and 409:
Page 410 and 411:
Page 412 and 413:
Page 414 and 415:
Page 416 and 417:
Page 418 and 419:
Page 420 and 421:
Page 422 and 423:
Page 424 and 425:
Page 426 and 427:
Page 428 and 429:
Page 430 and 431:
Page 432 and 433:
Page 434 and 435:
Page 436 and 437:
Page 438 and 439:
Page 440 and 441:
Page 442 and 443:
Page 444 and 445:
Page 446 and 447:
Page 448 and 449:
Page 450 and 451:
Page 452 and 453:
Page 454 and 455:
Page 456 and 457:
Page 458 and 459:
Page 460 and 461:
Page 462 and 463:
Page 464 and 465:
Page 466 and 467:
Page 468 and 469:
Page 470 and 471:
Page 472 and 473:
Page 474 and 475:
Page 476 and 477:
Page 478 and 479:
Page 480 and 481:
Page 482 and 483:
Page 484 and 485:
Page 486 and 487:
Page 488 and 489:
Page 490 and 491:
Page 492 and 493:
Page 494 and 495:
Page 496 and 497:
Page 498 and 499:
Page 500 and 501:
Page 502 and 503:
Page 504 and 505:
Page 506 and 507:
Page 508 and 509:
Page 510 and 511:
Page 512 and 513:
Page 514 and 515:
Page 516 and 517:
Page 518 and 519:
Page 520 and 521:
Page 522 and 523:
Page 524 and 525:
Page 526 and 527:
Page 528 and 529:
Page 530 and 531:
Page 532 and 533:
Page 534:
show all

Volume 3: General-Purpose and System Instructions - Stanford ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?