13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

AMD64 Technology 24594 Rev. 3.10 February 2005Table D-1.Instruction Subsets <strong>and</strong> CPUID Feature Sets (continued)InstructionInstruction Subset<strong>and</strong> CPUID Feature Set(s) 1Mnemonic Description CPL<strong>General</strong>-<strong>Purpose</strong>128-BitMedia64-BitMediax87<strong>System</strong>CVTPS2PDConvert Packed Single-Precision Floating-Pointto Packed Double-Precision Floating-Point3SSE2CVTPS2PIConvert Packed Single-Precision Floating-Pointto Packed DoublewordIntegers3SSESSECVTSD2SIConvert Scalar Double-Precision Floating-Pointto Signed Doublewordor Quadword Integer3SSE2CVTSD2SSConvert Scalar Double-Precision Floating-Pointto Scalar Single-PrecisionFloating-Point3SSE2CVTSI2SDConvert SignedDoubleword orQuadword Integer toScalar Double-PrecisionFloating-Point3SSE2CVTSI2SSConvert SignedDoubleword orQuadword Integer toScalar Single-PrecisionFloating-Point3SSECVTSS2SDConvert Scalar Single-Precision Floating-Pointto Scalar Double-Precision Floating-Point3SSE21. Columns indicate the instruction subsets. Entries indicate the CPUID feature set(s) to which the instruction belongs.2. Mnemonic is used for two different instructions. Assemblers can distinguish them by the number <strong>and</strong> type of oper<strong>and</strong>s.462 Appendix D: Instruction Subsets <strong>and</strong> CPUID Feature Sets

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!