13.07.2015 Views

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

Volume 3: General-Purpose and System Instructions - Stanford ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

AMD64 Technology 24594 Rev. 3.10 February 2005Table B-3.Reassigned <strong>Instructions</strong> in 64-Bit ModeMnemonicOpcode(hex)DescriptionARPL 63DEC <strong>and</strong> INC 40-4FOpcode for MOVSXD instruction in 64-bit mode.In all other modes, this is the Adjust RequestorPrivilege Level instruction opcode.REX prefixes in 64-bit mode. In all other modes,decrement by 1 <strong>and</strong> increment by 1.Table B-4 lists instructions that are illegal in long mode.Attempted use of these instructions generates an invalidopcodeexception (#UD).Table B-4.Invalid <strong>Instructions</strong> in Long ModeMnemonicOpcode(hex)DescriptionSYSENTER 0F 34 <strong>System</strong> CallSYSEXIT 0F 35 <strong>System</strong> ReturnB.4 <strong>Instructions</strong> with 64-Bit Default Oper<strong>and</strong> SizeIn 64-bit mode, two groups of instructions default to 64-bitoper<strong>and</strong> size without the need for a REX prefix:• Near branches —CALL, Jcc, JrCX, JMP, LOOP, <strong>and</strong> RET.• All instructions, except far branches, that implicitly referencethe RSP—CALL, ENTER, LEAVE, POP, PUSH, <strong>and</strong> RET(CALL <strong>and</strong> RET are in both groups of instructions).Table B-5 lists these instructions.446 Appendix B: <strong>General</strong>-<strong>Purpose</strong> <strong>Instructions</strong> in 64-Bit Mode

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!