24.10.2013 Views

Configuring Hardware and Communication Connections STEP 7.pdf

Configuring Hardware and Communication Connections STEP 7.pdf

Configuring Hardware and Communication Connections STEP 7.pdf

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Synchronous Operation of Multiple CPUs (Multicomputing)<br />

Address <strong>and</strong> Interrupt Assignment<br />

In multicomputing mode the individual CPUs can access the modules assigned to<br />

them during configuration with <strong>STEP</strong> 7. The address area of a module is always<br />

exclusively assigned to a CPU.<br />

All CPUs share the same address space; this means that the logical address of a<br />

module is only present once in the multi-computing station.<br />

An interrupt input is assigned to every CPU. Interrupts received at this input cannot<br />

be received by the other CPUs. The assignment of the interrupt line is made<br />

automatically during parameter assignment of the modules.<br />

The following rules apply to interrupt servicing:<br />

• <strong>Hardware</strong> interrupts <strong>and</strong> diagnostic interrupts are sent to only one CPU.<br />

• If there is a module failure, the interrupt is serviced by the CPU to which the<br />

module was assigned with <strong>STEP</strong> 7.<br />

• If a rack fails, OB86 is called on every CPU.<br />

You will find more detailed information on OB86 in the reference online help on<br />

organization blocks.<br />

8.1.2 When to Use Multicomputing<br />

Multicomputing has advantages in the following situations:<br />

• When your user program is too large for one CPU <strong>and</strong> memory is used up,<br />

distribute your program among more than one CPU.<br />

• If part of your system must be processed quickly, take these program sections<br />

out of the main program <strong>and</strong> run them on a separate fast CPU.<br />

• If your system consists of various parts that can be clearly delineated <strong>and</strong> can<br />

be controlled relatively autonomously, run the program for system section 1 on<br />

CPU 1 <strong>and</strong> system section 2 on CPU 2 etc.<br />

<strong>Configuring</strong> <strong>Hardware</strong> <strong>and</strong> <strong>Communication</strong> <strong>Connections</strong> with <strong>STEP</strong> 7<br />

8-4 A5E00706939-01

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!