M16C/62 Group DATASHEET

More documents

Recommendations

Info

Serial I/OMitsubishi microcomputersM16C / 62 GroupSINGLE-CHIP 16-BIT CMOS MICROCOMPUTERUARTi transmit/receive mode registerb7 b6 b5 b4 b3 b2 b1 b0Symbol Address When resetUiMR(i=0,1) 03A016, 03A816 0016BitsymbolSMD0SMD1SMD2CKDIRSTPSPRYPRYESLEPBit nameSerial I/O mode select bitInternal/external clockselect bitStop bit length select bitOdd/even parity select bitParity enable bitSleep select bitFunction(During clock synchronousserial I/O mode)Must be fixed to 001b2 b1 b00 0 0 : Serial I/O invalid0 1 0 : Inhibited0 1 1 : Inhibited1 1 1 : Inhibited0 : Internal clock1 : External clock (Note)InvalidInvalidInvalidMust always be “0”Note : Set the corresponding port direction register to “0”.b2 b1 b0Function(During UART mode)1 0 0 : Transfer data 7 bits long1 0 1 : Transfer data 8 bits long1 1 0 : Transfer data 9 bits long0 0 0 : Serial I/O invalid0 1 0 : Inhibited0 1 1 : Inhibited1 1 1 : Inhibited0 : Internal clock1 : External clock (Note)0 : One stop bit1 : Two stop bitsValid when bit 6 = “1”0 : Odd parity1 : Even parity0 : Parity disabled1 : Parity enabled0 : Sleep mode deselected1 : Sleep mode selectedR WUART2 transmit/receive mode registerb7 b6 b5 b4 b3 b2 b1 b0Symbol Address When resetU2MR 037816 0016BitsymbolSMD0SMD1SMD2CKDIRSTPSPRYPRYEIOPOLBit nameSerial I/O mode select bitInternal/external clockselect bitStop bit length select bitOdd/even parity select bitParity enable bitTxD, RxD I/O polarityreverse bitFunction(During clock synchronousserial I/O mode)Must be fixed to 001b2 b1 b00 0 0 : Serial I/O invalid0 1 0 : (Note 1)0 1 1 : Inhibited1 1 1 : Inhibited0 : Internal clock1 : External clock (Note 2)InvalidInvalidInvalid0 : No reverse1 : ReverseUsually set to “0”Note 1: Bit 2 to bit 0 are set to “0102” when I 2 C mode is used.Note 2: Set the corresponding port direction register to “0”.b2 b1 b0Function(During UART mode)1 0 0 : Transfer data 7 bits long1 0 1 : Transfer data 8 bits long1 1 0 : Transfer data 9 bits long0 0 0 : Serial I/O invalid0 1 0 : Inhibited0 1 1 : Inhibited1 1 1 : InhibitedMust always be fixed to “0”0 : One stop bit1 : Two stop bitsValid when bit 6 = “1”0 : Odd parity1 : Even parity0 : Parity disabled1 : Parity enabled0 : No reverse1 : ReverseUsually set to “0”R WFigure 1.19.5. Serial I/O-related registers (2)117
Serial I/OMitsubishi microcomputersM16C / 62 GroupSINGLE-CHIP 16-BIT CMOS MICROCOMPUTERUARTi transmit/receive control register 0b7 b6 b5 b4 b3 b2 b1 b0Symbol Address When resetUiC0(i=0,1) 03A416, 03AC16 0816BitsymbolCLK0CLK1CRSTXEPTCRDNCHBit nameBRG count sourceselect bitCTS/RTS functionselect bitTransmit register emptyflagCTS/RTS disable bitData output select bitFunction(During clock synchronousserial I/O mode)b1 b00 0 : f1 is selected0 1 : f8 is selected1 0 : f32 is selected1 1 : InhibitedValid when bit 4 = “0”0 : CTS function is selected (Note 1)1 : RTS function is selected (Note 2)0 : Data present in transmitregister (during transmission)1 : No data present in transmitregister (transmissioncompleted)0 : CTS/RTS function enabled1 : CTS/RTS function disabled(P60 and P64 function asprogrammable I/O port)0 : TXDi pin is CMOS output1 : TXDi pin is N-channelopen-drain outputFunction(During UART mode)b1 b00 0 : f1 is selected0 1 : f8 is selected1 0 : f32 is selected1 1 : InhibitedValid when bit 4 = “0”0 : CTS function is selected (Note 1)1 : RTS function is selected (Note 2)0 : Data present in transmit register(during transmission)1 : No data present in transmitregister (transmission completed)0 : CTS/RTS function enabled1 : CTS/RTS function disabled(P60 and P64 function asprogrammable I/O port)0: TXDi pin is CMOS output1: TXDi pin is N-channelopen-drain outputCKPOL CLK polarity select bit0 : Transmit data is output atfalling edge of transfer clockMust always be “0”and receive data is input atrising edge1 : Transmit data is output atrising edge of transfer clockand receive data is input atfalling edgeUFORM Transfer format select bit 0 : LSB first1 : MSB firstMust always be “0”Note 1: Set the corresponding port direction register to “0”.Note 2: The settings of the corresponding port register and port direction register are invalid.UART2 transmit/receive control register 0R W b7 b6 b5 b4 b3 b2 b1 b0Symbol Address When resetU2C0 037C16 0816BitsymbolCLK0CLK1CRSTXEPTCRDBit nameBRG count sourceselect bitCTS/RTS functionselect bitTransmit register emptyflagCTS/RTS disable bitFunction(During clock synchronousserial I/O mode)b1 b00 0 : f1 is selected0 1 : f8 is selected1 0 : f32 is selected1 1 : Inhibited0 : Data present in transmitregister (during transmission)1 : No data present in transmitregister (transmissioncompleted)0 : CTS/RTS function enabled1 : CTS/RTS function disabled(P73 functionsprogrammable I/O port)Function(During UART mode)Nothing is assigned.0 : TXDi pin is CMOS output 0: TXDi pin is CMOS outputIn an attempt to write to this bit, write 1 “0”. : TXDi The pin value, is N-channel if read, turns out 1: TXDi to be pin “0”. is N-channelopen-drain outputopen-drain outputCKPOL CLK polarity select bit0 : Transmit data is output atfalling edge of transfer clockMust always be “0”and receive data is input atrising edge1 : Transmit data is output atrising edge of transfer clockand receive data is input atfalling edgeUFORM Transfer format select bit(Note 3)Valid when bit 4 = “0”0 : CTS function is selected (Note 1)1 : RTS function is selected (Note 2)0 : LSB first1 : MSB firstb1 b00 0 : f1 is selected0 1 : f8 is selected1 0 : f32 is selected1 1 : InhibitedValid when bit 4 = “0”0 : CTS function is selected (Note 1)1 : RTS function is selected (Note 2)0 : Data present in transmit register(during transmission)1 : No data present in transmitregister (transmission completed)0 : CTS/RTS function enabled1 : CTS/RTS function disabled(P73 functions programmableI/O port)0 : LSB first1 : MSB firstNote 1: Set the corresponding port direction register to “0”.Note 2: The settings of the corresponding port register and port direction register are invalid.Note 3: Only clock synchronous serial I/O mode and 8-bit UART mode are valid.R W Figure 1.19.6. Serial I/O-related registers (3)118
Page 1 and 2:
Customer Interface Publication: KCH
Page 3:
DescriptionMitsubishi microcomputer
Page 7 and 8:
DescriptionMitsubishi microcomputer
Page 9 and 10:
Pin DescriptionMitsubishi microcomp
Page 11 and 12:
MemoryMitsubishi microcomputersM16C
Page 13 and 14:
CPUMitsubishi microcomputersM16C /
Page 15 and 16:
ResetMitsubishi microcomputersM16C
Page 17 and 18:
ResetMitsubishi microcomputersM16C
Page 19 and 20:
SFRMitsubishi microcomputersM16C /
Page 21 and 22:
SFRMitsubishi microcomputersM16C /
Page 23 and 24:
Memory Space Expansion FunctionsMit
Page 25 and 26:
Page 27 and 28:
Page 29 and 30:
Processor ModeMitsubishi microcompu
Page 31 and 32:
Processor ModeMitsubishi microcompu
Page 33 and 34:
Bus SettingsMitsubishi microcompute
Page 35 and 36:
Bus ControlMitsubishi microcomputer
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
Clock Generating CircuitMitsubishi
Page 43 and 44:
Page 45 and 46:
Page 47 and 48:
Status Transition Of BCLKMitsubishi
Page 49 and 50:
Power controlMitsubishi microcomput
Page 51 and 52:
InterruptMitsubishi microcomputersM
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Page 63 and 64:
Page 65 and 66:
Page 67 and 68: ________NMI InterruptMitsubishi mic
Page 69 and 70: Precautions for InterruptsMitsubish
Page 71 and 72: Watchdog TimerMitsubishi microcompu
Page 73 and 74: DMACMitsubishi microcomputersM16C /
Page 83 and 84: TimerMitsubishi microcomputersM16C
Page 85 and 86: Timer AMitsubishi microcomputersM16
Page 95 and 96: Timer BMitsubishi microcomputersM16
Page 101 and 102: Timers’ functions for three-phase
Page 113 and 114: Serial I/OMitsubishi microcomputers
Page 117: Serial I/OMitsubishi microcomputers
Page 123 and 124: Clock synchronous serial I/O modeMi
Page 129 and 130: Clock asynchronous serial I/O (UART
Page 141 and 142: UART2 Special Mode RegisterMitsubis
Page 143 and 144: UART2 Special Mode RegisterMitsubis
Page 145 and 146: UART2 Special Mode Register 2Mitsub
Page 147 and 148: UART2 Special Mode Register 2Mitsub
Page 149 and 150: S I/O3, 4Mitsubishi microcomputersM
Page 151 and 152: S I/O3, 4Mitsubishi microcomputersM
Page 153 and 154: A-D ConverterMitsubishi microcomput
Page 163 and 164: D-A ConverterMitsubishi microcomput
Page 165 and 166: CRCMitsubishi microcomputersM16C /
Page 167 and 168: Programmable I/O PortMitsubishi mic
Page 169 and 170:
Programmable I/O PortMitsubishi mic
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Usage precautionMitsubishi microcom
Page 179 and 180:
Usage precautionMitsubishi microcom
Page 181 and 182:
Mitsubishi microcomputersM16C / 62
Page 183 and 184:
Operating maximum frequency [MHZ]Op
Page 185 and 186:
Electrical characteristics (Vcc = 5
Page 187 and 188:
Timing (VCC=5V)Mitsubishi microcomp
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Timing (Vcc = 5V)Mitsubishi microco
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Electrical characteristics (Vcc = 3
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
Page 209 and 210:
Page 211 and 212:
IssuancesignatureReceiptMitsubishi
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Page 219 and 220:
Page 221 and 222:
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Page 235 and 236:
Operating maximum frequency [MHZ]De
Page 237 and 238:
CPU Rewrite Mode (Flash Memory Vers
Page 239 and 240:
Page 241 and 242:
Page 243 and 244:
Page 245 and 246:
Page 247 and 248:
Page 249 and 250:
Page 251 and 252:
Functions To Inhibit Rewriting (Fla
Page 253 and 254:
Appendix Standard Serial I/O Mode (
Page 255 and 256:
CNVSSRESETP93/DA0/TB3INP94/DA1/TB4I
Page 257 and 258:
Page 259 and 260:
Page 261 and 262:
Page 263 and 264:
Page 265 and 266:
Page 267 and 268:
Page 269 and 270:
Page 271 and 272:
Page 273 and 274:
272Mitsubishi microcomputersM16C /
Page 275 and 276:
Page 277:
MITSUBISHI SEMICONDUCTORSM16C/62 Gr
show all

M16C/62 Group DATASHEET

Create successful ePaper yourself

Delete template?

Save as template?