20.07.2015 Views

M16C/62 Group DATASHEET

M16C/62 Group DATASHEET

M16C/62 Group DATASHEET

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

SFRMitsubishi microcomputers<strong>M16C</strong> / <strong>62</strong> <strong>Group</strong>SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER000016004016000116004116000216004216000316000416000516000616000716000816000916000A16000B16000C16000D16000E16000F16001016001116001216001316001416001516001616001716001816001916001A16001B16001C16001D16001E16001F16002016002116Processor mode register 0 (PM0)Processor mode register 1(PM1)System clock control register 0 (CM0)System clock control register 1 (CM1)Chip select control register (CSR)Address match interrupt enable register (AIER)Protect register (PRCR)Data bank register (DBR)Watchdog timer start register (WDTS)Watchdog timer control register (WDC)Address match interrupt register 0 (RMAD0)Address match interrupt register 1 (RMAD1)DMA0 source pointer (SAR0)004316004416004516004616004716004816004916004A16004B16004C16004D16004E16004F16005016005116005216005316005416005516005616005716005816005916005A16005B16005C16005D16005E16005F16INT3 interrupt control register (INT3IC)Timer B5 interrupt control register (TB5IC)Timer B4 interrupt control register (TB4IC)Timer B3 interrupt control register (TB3IC)SI/O4 interrupt control register (S4IC)INT5 interrupt control register (INT5IC)SI/O3 interrupt control register (S3IC)INT4 interrupt control register (INT4IC)Bus collision detection interrupt control register (BCNIC)DMA0 interrupt control register (DM0IC)DMA1 interrupt control register (DM1IC)Key input interrupt control register (KUPIC)A-D conversion interrupt control register (ADIC)UART2 transmit interrupt control register (S2TIC)UART2 receive interrupt control register (S2RIC)UART0 transmit interrupt control register (S0TIC)UART0 receive interrupt control register (S0RIC)UART1 transmit interrupt control register (S1TIC)UART1 receive interrupt control register (S1RIC)Timer A0 interrupt control register (TA0IC)Timer A1 interrupt control register (TA1IC)Timer A2 interrupt control register (TA2IC)Timer A3 interrupt control register (TA3IC)Timer A4 interrupt control register (TA4IC)Timer B0 interrupt control register (TB0IC)Timer B1 interrupt control register (TB1IC)Timer B2 interrupt control register (TB2IC)INT0 interrupt control register (INT0IC)INT1 interrupt control register (INT1IC)INT2 interrupt control register (INT2IC)002216006016002316006116002416002516002616DMA0 destination pointer (DAR0)00<strong>62</strong>16006316006416002716006516002816002916DMA0 transfer counter (TCR0)002A16002B16002C16002D16DMA0 control register (DM0CON)032A16032B16002E16032C16002F16032D16003016003116DMA1 source pointer (SAR1)032E16032F16003216033016003316033116003416003516DMA1 destination pointer (DAR1)033216033316003616033416003716033516003816003916DMA1 transfer counter (TCR1)033616033716003A16033816003B16003C16003D16DMA1 control register (DM1CON)033916033A16033B16003E16033C16003F16033D16033E16033F16Note 1: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.Figure 1.7.1. Location of peripheral unit control registers (1)18

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!