20.07.2015 Views

M16C/62 Group DATASHEET

M16C/62 Group DATASHEET

M16C/62 Group DATASHEET

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

DMACMitsubishi microcomputers<strong>M16C</strong> / <strong>62</strong> <strong>Group</strong>SINGLE-CHIP 16-BIT CMOS MICROCOMPUTERDMA1 request cause select registerb7 b6 b5 b4 b3 b2 b1 b0Symbol Address When resetDM1SL 03BA16 0016Bit symbolDSEL0DSEL1DSEL2DSEL3Bit nameDMA request causeselect bitFunctionb3 b2 b1 b00 0 0 0 : Falling edge of INT1 pin0 0 0 1 : Software trigger0 0 1 0 : Timer A00 0 1 1 : Timer A10 1 0 0 : Timer A20 1 0 1 : Timer A3(DMS=0)/serial I/O3 (DMS=1)0 1 1 0 : Timer A4 (DMS=0)/serial I/O4 (DMS=1)0 1 1 1 : Timer B0 (DMS=0)/two edges of INT1 (DMS=1)1 0 0 0 : Timer B11 0 0 1 : Timer B21 0 1 0 : UART0 transmit1 0 1 1 : UART0 receive1 1 0 0 : UART2 transmit1 1 0 1 : UART2 receive1 1 1 0 : A-D conversion1 1 1 1 : UART1 receiveNothing is assigned.In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”.R WDMSDSRDMA request causeexpansion bitSoftware DMArequest bit0 : Normal1 : Expanded causeIf software trigger is selected, aDMA request is generated bysetting this bit to “1” (When read,the value of this bit is always “0”)DMAi control registerb7 b6 b5 b4 b3 b2 b1 b0Symbol Address When resetDMiCON(i=0,1) 002C16, 003C16 00000X002Bit symbolDMBITDMASLDMASDMAEDSDDADBit nameTransfer unit bit select bitRepeat transfer modeselect bitDMA request bit (Note 1)DMA enable bitSource address directionselect bit (Note 3)Destination addressdirection select bit (Note 3)0 : 16 bits1 : 8 bitsFunction0 : Single transfer1 : Repeat transfer0 : DMA not requested1 : DMA requested0 : Disabled1 : Enabled0 : Fixed1 : Forward0 : Fixed1 : ForwardNothing is assigned.In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”.Note 1: DMA request can be cleared by resetting the bit.Note 2: This bit can only be set to “0”.Note 3: Source address direction select bit and destination address direction select bitcannot be set to “1” simultaneously.RW(Note 2) Figure 1.16.3. DMAC register (2)75

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!