M16C/62 Group DATASHEET

More documents

Recommendations

Info

Watchdog TimerMitsubishi microcomputersM16C / 62 GroupSINGLE-CHIP 16-BIT CMOS MICROCOMPUTERWatchdog timer control registerb7 b6 b5 b4 b3 b2 b1 b000Symbol Address When resetWDC 000F16 000XXXXX2Bit symbolHigh-order bit of watchdog timerReserved bitWDC7Bit nameFunctionMust always be set to “0”Reserved bit Must always be set to “0”Prescaler select bit 0 : Divided by 161 : Divided by 128R WWatchdog timer start registerb7b0Symbol Address When resetWDTS 000E16 IndeterminateFunctionThe watchdog timer is initialized and starts counting after a write instruction tothis register. The watchdog timer value is always initialized to “7FFF16”regardless of whatever value is written.R WFigure 1.15.2. Watchdog timer control and start registers71
DMACMitsubishi microcomputersM16C / 62 GroupSINGLE-CHIP 16-BIT CMOS MICROCOMPUTERDMACThis microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent tomemory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given ahigher right of using the bus than the CPU, which leads to working the cycle stealing method. On thisaccount, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.16.1 shows the block diagramof the DMAC. Table 1.16.1 shows the DMAC specifications. Figures 1.16.2 to 1.16.4 show the registersused by the DMAC.Address bus DMA0 source pointer SAR0(20)(addresses002216 to 002016)DMA0 destination pointer DAR0 (20) (addresses 002616 to 002416) DMA0 forward address pointer (20) (Note)DMA0 transfer counter reload register TCR0 (16) DMA1 source pointer SAR1 (20) (addresses 002916, 002816)(addresses 003216 to 003016) DMA0 transfer counter TCR0 (16)DMA1 destination pointer DAR1 (20) (addresses 003616 to 003416)DMA1 transfer counter reload register TCR1 (16) DMA1 forward address pointer (20) (Note) (addresses 003916, 003816) DMA1 transfer counter TCR1 (16)DMA latch high-order bits DMA latch low-order bits Data bus low-order bitsData bus high-order bitsNote: Pointer is incremented by a DMA request.Figure 1.16.1. Block diagram of DMACEither a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transferrequest signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by theinterrupt priority level. The DMA transfer doesn't affect any interrupts either.If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer requestsignal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMAtransfer cycle, there can be instances in which the number of transfer requests doesn't agree with thenumber of transfers. For details, see the description of the DMA request bit.72
Page 1 and 2:
Customer Interface Publication: KCH
Page 3:
DescriptionMitsubishi microcomputer
Page 7 and 8:
DescriptionMitsubishi microcomputer
Page 9 and 10:
Pin DescriptionMitsubishi microcomp
Page 11 and 12:
MemoryMitsubishi microcomputersM16C
Page 13 and 14:
CPUMitsubishi microcomputersM16C /
Page 15 and 16:
ResetMitsubishi microcomputersM16C
Page 17 and 18:
ResetMitsubishi microcomputersM16C
Page 19 and 20:
SFRMitsubishi microcomputersM16C /
Page 21 and 22: SFRMitsubishi microcomputersM16C /
Page 23 and 24: Memory Space Expansion FunctionsMit
Page 29 and 30: Processor ModeMitsubishi microcompu
Page 31 and 32: Processor ModeMitsubishi microcompu
Page 33 and 34: Bus SettingsMitsubishi microcompute
Page 35 and 36: Bus ControlMitsubishi microcomputer
Page 41 and 42: Clock Generating CircuitMitsubishi
Page 47 and 48: Status Transition Of BCLKMitsubishi
Page 49 and 50: Power controlMitsubishi microcomput
Page 51 and 52: InterruptMitsubishi microcomputersM
Page 67 and 68: ________NMI InterruptMitsubishi mic
Page 69 and 70: Precautions for InterruptsMitsubish
Page 71: Watchdog TimerMitsubishi microcompu
Page 75 and 76: DMACMitsubishi microcomputersM16C /
Page 83 and 84: TimerMitsubishi microcomputersM16C
Page 85 and 86: Timer AMitsubishi microcomputersM16
Page 95 and 96: Timer BMitsubishi microcomputersM16
Page 101 and 102: Timers’ functions for three-phase
Page 113 and 114: Serial I/OMitsubishi microcomputers
Page 123 and 124:
Clock synchronous serial I/O modeMi
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Clock asynchronous serial I/O (UART
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
UART2 Special Mode RegisterMitsubis
Page 143 and 144:
UART2 Special Mode RegisterMitsubis
Page 145 and 146:
UART2 Special Mode Register 2Mitsub
Page 147 and 148:
UART2 Special Mode Register 2Mitsub
Page 149 and 150:
S I/O3, 4Mitsubishi microcomputersM
Page 151 and 152:
S I/O3, 4Mitsubishi microcomputersM
Page 153 and 154:
A-D ConverterMitsubishi microcomput
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Page 161 and 162:
Page 163 and 164:
D-A ConverterMitsubishi microcomput
Page 165 and 166:
CRCMitsubishi microcomputersM16C /
Page 167 and 168:
Programmable I/O PortMitsubishi mic
Page 169 and 170:
Page 171 and 172:
Page 173 and 174:
Page 175 and 176:
Page 177 and 178:
Usage precautionMitsubishi microcom
Page 179 and 180:
Usage precautionMitsubishi microcom
Page 181 and 182:
Mitsubishi microcomputersM16C / 62
Page 183 and 184:
Operating maximum frequency [MHZ]Op
Page 185 and 186:
Electrical characteristics (Vcc = 5
Page 187 and 188:
Timing (VCC=5V)Mitsubishi microcomp
Page 189 and 190:
Page 191 and 192:
Page 193 and 194:
Timing (Vcc = 5V)Mitsubishi microco
Page 195 and 196:
Page 197 and 198:
Page 199 and 200:
Electrical characteristics (Vcc = 3
Page 201 and 202:
Page 203 and 204:
Page 205 and 206:
Page 207 and 208:
Page 209 and 210:
Page 211 and 212:
IssuancesignatureReceiptMitsubishi
Page 213 and 214:
Page 215 and 216:
Page 217 and 218:
Page 219 and 220:
Page 221 and 222:
Page 223 and 224:
Page 225 and 226:
Page 227 and 228:
Page 229 and 230:
Page 231 and 232:
Page 233 and 234:
Page 235 and 236:
Operating maximum frequency [MHZ]De
Page 237 and 238:
CPU Rewrite Mode (Flash Memory Vers
Page 239 and 240:
Page 241 and 242:
Page 243 and 244:
Page 245 and 246:
Page 247 and 248:
Page 249 and 250:
Page 251 and 252:
Functions To Inhibit Rewriting (Fla
Page 253 and 254:
Appendix Standard Serial I/O Mode (
Page 255 and 256:
CNVSSRESETP93/DA0/TB3INP94/DA1/TB4I
Page 257 and 258:
Page 259 and 260:
Page 261 and 262:
Page 263 and 264:
Page 265 and 266:
Page 267 and 268:
Page 269 and 270:
Page 271 and 272:
Page 273 and 274:
272Mitsubishi microcomputersM16C /
Page 275 and 276:
Page 277:
MITSUBISHI SEMICONDUCTORSM16C/62 Gr
show all

M16C/62 Group DATASHEET

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?