Lecture Notes in Computer Science 4917

160 T.T. Hahn et al.
References
1. Rau, B.R., Fisher, J.A.: Instruction-level parallel processing: History, overview,
and perspective. Journal of Supercomputing 7(1-2), 9–50 (1993)
2. Conte, T.M., Banerjia, S., Larin, S.Y., Menezes, K.N., Sathaye, S.W.: Instruction
fetch mechanisms for VLIW architectures with compressed encodings. In: MI-
CRO 29: Proceedings of the 29th annual ACM/IEEE International Symposium on
Microarchitecture, pp. 201–211. IEEE Computer Society, Washington, DC, USA
(1996)
3. Lin, C.H., Xie, Y., Wolf, W.: LZW-based code compression for VLIW embedded
systems. In: DATE 2004. Proceedings of the Conference on Design, Automation
and Test in Europe, vol. 3, pp. 76–81. IEEE Computer Society Press, Washington,
DC, USA (2004)
4. Ros, M., Sutton, P.: Compiler optimization and ordering effects on VLIW code
compression. In: CASES 2003. Proceedings of the 2003 International Conference
on Compilers, Architecture and Synthesis for Embedded Systems, pp. 95–103. ACM
Press, New York (2003)
5. Aditya, S., Mahlke, S.A., Rau, B.R.: Code size minimization and retargetable assembly
for custom EPIC and VLIW instruction formats. ACM Transactions on
Design Automation of Electronic Systems 5(4), 752–773 (2000)
6. ARM Limited: ARM7TDMI (Rev. 4) Technical Reference Manual (2001)
7. Phelan, R.: Improving ARM code density and performance. Technical report, ARM
Limited (2003)
8. MIPS Technologies: MIPS32 Architecture for Programmers, Vol. IV-a: The
MIPS16 Application Specific Extension to the MIPS32 Architecture (2001)
9. Texas Instruments: TMS320C64x/C64x+ DSP CPU and Instruction Set Reference
Guide, Literature number spru732c (2006)
10. Stotzer, E., Leiss, E.: Modulo scheduling for the TMS320C6x VLIW DSP architecture.
In: LCTES 1999. Proceedings of the ACM SIGPLAN 1999 Workshop on
Languages, Compilers, and Tools for Embedded Systems, pp. 28–34. ACM Press,
New York (1999)
11. Briggs, P., Cooper, K.D., Torczon, L.: Improvements to graph coloring register
allocation. ACM Transactions on Programming Languages and Systems 16(3), 428–
455 (1994)
12. Davis, A.L., Humphreys, J.F., Tatge, R.E.: Maintaining code consistency among
plural instruction sets via function naming convention, U.S. Patent 6,002,876
(1999)
13. Texas Instruments: TMS320C6000 Optimizing Compiler User’s Guide, Literature
number spru187 (2000)
14. Merten, M.C., Hwu, W.W.: Modulo schedule buffers. In: MICRO 34: Proceedings
of the 34th annual ACM/IEEE international symposium on Microarchitecture, pp.
138–149. IEEE Computer Society, Washington, DC, USA (2001)