08.01.2013 Views

DigitalVideoAndHDTVAlgorithmsAndInterfaces.pdf

DigitalVideoAndHDTVAlgorithmsAndInterfaces.pdf

DigitalVideoAndHDTVAlgorithmsAndInterfaces.pdf

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Second, FIR filters usually have fixed coefficients; in<br />

a polyphase FIR interpolator, the coefficients vary on<br />

a sample-by-sample basis. Third, typical FIR filters are<br />

symmetrical, but polyphase interpolators are not.<br />

Generally speaking, for a small number of phases –<br />

perhaps 8 or fewer – the cost of an interpolator is<br />

dominated by the number of multiplication operations,<br />

which is proportional to the number of taps. Beyond<br />

about 8 taps, the cost of coefficient storage begins to<br />

be significant. The cost of the addressing circuitry<br />

depends only upon the number of phases.<br />

In the 35:33 downsampler example, I discussed<br />

a hardware structure driven by the input sample rate.<br />

Suppose the hardware design requires that the interpolator<br />

be driven by the output clock. For 31 of each 33<br />

output clocks, one input sample is consumed; however,<br />

for 2 clocks, two input samples are consumed. This<br />

places a constraint on memory system design: Either<br />

two paths from memory must be implemented, or the<br />

extra 44 samples per line must be accessed during the<br />

blanking interval, and be stored in a small buffer. It is<br />

easier to drive this interpolator from the input clock.<br />

Consider a 33:35 upsampler, from Rec. 601 to 4f SC<br />

NTSC. If driven from the output side, the interpolator<br />

produces one output sample per clock, and consumes<br />

at most one input sample per clock. (For 2 of the<br />

35 output clocks, no input samples are consumed.) If<br />

driven from the input side, for 2 of the 33 input clocks,<br />

the interpolator must produce two output samples. This<br />

is likely to present problems to the design of the FIR<br />

filter and the output side memory system.<br />

The lesson is this: The structure of a polyphase interpolator<br />

is simplified if it is driven from the high-rate side.<br />

Decimation<br />

In Lagrange interpolation, no account is taken of<br />

whether interpolation computes more or fewer output<br />

samples than input samples. However, in signal<br />

processing, there is a big difference between downsampling<br />

– where lowpass filtering is necessary to prevent<br />

184 DIGITAL VIDEO AND HDTV ALGORITHMS AND INTERFACES

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!