Copyright by William Lloyd Bircher 2010 - The Laboratory for ...
Copyright by William Lloyd Bircher 2010 - The Laboratory for ...
Copyright by William Lloyd Bircher 2010 - The Laboratory for ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
shorter and less predictable. Further evidence of these common 10-100ms phases is<br />
given in Figure 7.7 which shows the frequency distribution of active and idle phases<br />
across SYSmark 2007.<br />
Table 7.5: Core Phase Residency <strong>by</strong> Length<br />
E-Learning Video Creation<br />
Phase Length Core Aggregate Core Aggregate<br />
Less Than 10 ms 11% 93% 44% 82%<br />
10 - 100 ms 49% 7% 27% 2%<br />
100 - 1000 ms 10% 0% 14% 9%<br />
Greater Than 1000 ms 30% 0% 16% 7%<br />
Productivity 3D<br />
Phase Length Core Aggregate Core Aggregate<br />
Less Than 10 ms 55% 97% 55% 97%<br />
10 - 100 ms 30% 3% 30% 3%<br />
100 - 1000 ms 5% 0% 5% 0%<br />
Greater Than 1000 ms 11% 0% 11% 0%<br />
Active and idle phase as considered as a group since both are relevant <strong>for</strong> prediction. Idle<br />
phases must be predicted in order to anticipate how long a power surplus will be<br />
available. Similarly, active phase must be predicted to anticipate durations of power<br />
deficits. In both cases the predicted durations is needed in order to weigh the power and<br />
per<strong>for</strong>mance cost of transitioning to low power states or changing the DVFS operating<br />
point. Several local maximums are present due to the periodic nature of the interaction<br />
between power management, OSs and system hardware. By removing or varying the<br />
intensity of these various events and observing the change in frequency distribution, the<br />
period length may be related to its source. Note the prevalence of phases in the 10-15ms<br />
range that corresponds to the OS scheduling interval. Also, consider the spikes at 100ms,<br />
138