Copyright by William Lloyd Bircher 2010 - The Laboratory for ...
Copyright by William Lloyd Bircher 2010 - The Laboratory for ...
Copyright by William Lloyd Bircher 2010 - The Laboratory for ...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
ead/write events. However, in practice read/write accesses are reasonable predictors.<br />
Over the long term (thousands of accesses) the number of precharge events should be<br />
related to the number of access events. <strong>The</strong> resultant model is given in Equation 5.3. A<br />
trace of the model applied to the mcf workload is shown in Figure 5.5. This workload<br />
cannot be modeled using cache misses. <strong>The</strong> model yields an average error rate of 2.2%.<br />
5.2.3 Disk<br />
NumCPUs<br />
i=<br />
1<br />
2<br />
BusTransactions i<br />
−4<br />
BusTransactions<br />
i<br />
∑ 29.<br />
2−<br />
× 50.<br />
1⋅10<br />
+<br />
MCycle<br />
MCycle<br />
76<br />
× 813⋅10<br />
<strong>The</strong> modeling of disk power at the level of the microprocessor presents two major<br />
challenges: large distance from CPU to disk and little variation in disk power<br />
consumption. Of all the subsystems considered in this study, the disk subsystem is at the<br />
greatest time and distance from the microprocessor.<br />
Watts<br />
50<br />
40<br />
30<br />
20<br />
10<br />
0<br />
Measured<br />
Modeled<br />
Error<br />
0 500 1000<br />
Seconds<br />
1500<br />
Figure 5.5 Memory Power Model (Memory Bus Transactions)- mcf<br />
<strong>The</strong>re<strong>for</strong>e, there are challenges in getting timely in<strong>for</strong>mation from the processor’s<br />
perspective. <strong>The</strong> various hardware and software structures that are intended to reduce the<br />
−8<br />
100%<br />
50%<br />
0%<br />
-50%<br />
Error (%)<br />
-100%<br />
(5.3)