Quartus II Settings File Reference Manual - Altera

2–4 Chapter 2: Pin & Locations Assignments
FAST_OUTPUT_ENABLE_REGISTER
FAST_OUTPUT_ENABLE_REGISTER
Type
Implements an output enable register in a cell that has a fast, direct connection to an
I/O pin. If such a fast, direct connection to the I/O pin is not available in the I/O cell
hardware, this option instructs the Fitter to lock the output enable register in the LAB
adjacent to the I/O cell it is feeding.Turning on the Fast Output Enable Register
option can help maximize I/O timing performance, for example, by permitting fast
clock-to-output times. Turning this option off for a particular signal prevents the Fitter
from implementing the signal automatically in an I/O cell or locking down the output
enable register in the LAB adjacent to the I/O cell. This option is ignored if it is
applied to anything other than a register or an output or bidirectional pin fed by a
register.
Boolean
Device Support
This setting can be used in projects targeting the following device families:
■ Arria GX
■ Arria II GX
■ Arria II GZ
■ Arria V
■ Cyclone
■ Cyclone II
■ Cyclone III
■ Cyclone III LS
■ Cyclone IV E
■ Cyclone IV GX
■ Cyclone V
■ HardCopy II
■ HardCopy III
■ HardCopy IV
■ MAX II
■ MAX V
■ Stratix
■ Stratix GX
■ Stratix II
■ Stratix II GX
■ Stratix III
Quartus Settings File June 2012 Altera Corporation
Reference Manual