10.12.2012 Views

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 4: Analysis & Synthesis Assignments 4–127<br />

MUX_RESTRUCTURE<br />

MUX_RESTRUCTURE<br />

Type<br />

Allows the Compiler to reduce the number of logic elements required to implement<br />

multiplexers in a design. You can use this option if your design contains buses of<br />

fragmented multiplexers. This option restructures multiplexers more efficiently for<br />

area, allowing the design to implement multiplexers with a reduced number of logic<br />

elements.<br />

The following three settings are available:<br />

■ On—Allows the Compiler to minimize your design area. This setting decreases<br />

logic element usage but may negatively affect design clock speed (f MAX).<br />

■ Off—Multiplexer restructuring is disabled in the design. This setting does not<br />

decrease logic element usage and does not affect design clock speed (f MAX).<br />

■ Auto—Allows the <strong>Quartus</strong> <strong>II</strong> software to determine whether multiplexer<br />

restructuring should be enabled. The <strong>Quartus</strong> <strong>II</strong> software uses other synthesis<br />

settings, for example, the Optimization Technique option, to determine if<br />

multiplexer restructuring should be applied to the design. This setting decreases<br />

logic element usage but may negatively affect design clock speed ( fMAX).<br />

The Restructure Multiplexers option works on entire trees of multiplexers.<br />

Multiplexers may arise in different parts of the design through VHDL or Verilog<br />

constructs such as “if”, “case”, or “?:”. When multiplexers from one part of the design<br />

feed multiplexers in another part of the design, trees of multiplexers are formed. The<br />

Restructure Multiplexers option identifies buses of multiplexer trees that have a<br />

similar structure. Multiplexer buses occur most often as a result of multiplexing<br />

together vectors in Verilog, or array types such as STD_LOGIC_VECTOR in VHDL.<br />

When turned on, the Restructure Multiplexers option optimizes the structure of each<br />

multiplexer bus for the target device to reduce the overall number of logic elements<br />

used in the design.<br />

You can use this option as a project-wide option, or assigned to a design entity.<br />

This option defaults to Auto.<br />

Enumeration<br />

■ Auto<br />

■ Off<br />

■ On<br />

Device Support<br />

This setting can be used in projects targeting the following device families:<br />

■ Arria GX<br />

■ Arria <strong>II</strong> GX<br />

■ Arria <strong>II</strong> GZ<br />

■ Arria V<br />

June 2012 <strong>Altera</strong> Corporation <strong>Quartus</strong> <strong>Settings</strong> <strong>File</strong><br />

<strong>Reference</strong> <strong>Manual</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!