10.12.2012 Views

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

8–16 Chapter 8: EDA Netlist Writer Assignments<br />

EDA_GENERATE_FUNCTIONAL_NETLIST<br />

EDA_GENERATE_FUNCTIONAL_NETLIST<br />

Type<br />

Generates the Verilog or VHDL netlist for functional simulation with EDA simulation<br />

tools. The Standard Delay Format Output <strong>File</strong> (.sdo) is not generated for the project.<br />

This option is not available for the VCS MX simulation tool.<br />

Boolean<br />

Device Support<br />

This setting can be used in projects targeting any <strong>Altera</strong> device family.<br />

Notes<br />

This assignment is included in the Fitter report.<br />

Syntax<br />

set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST -section_id<br />

<br />

set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST -entity<br />

-section_id <br />

Default Value<br />

Off, requires section identifier<br />

<strong>Quartus</strong> <strong>Settings</strong> <strong>File</strong> June 2012 <strong>Altera</strong> Corporation<br />

<strong>Reference</strong> <strong>Manual</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!