10.12.2012 Views

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapter 4: Analysis & Synthesis Assignments 4–71<br />

ENABLE_IP_DEBUG<br />

ENABLE_IP_DEBUG<br />

Type<br />

Make certain nodes (for example, important registers, pins, and state machines)<br />

visible for all the MegaCore functions in a design. You can use a MegaCore function’s<br />

nodes to effectively debug the megafunction, particularly when using the<br />

megafunction with the SignalTap <strong>II</strong> Logic Analyzer. The Node Finder, using SignalTap<br />

<strong>II</strong> Logic Analyzer filters, displays all the nodes that Analysis & Synthesis makes<br />

visible. When making the debugging nodes visible, Analysis & Synthesis can change<br />

the f max and number of logic cells in MegaCore functions.<br />

Boolean<br />

Device Support<br />

This setting can be used in projects targeting any <strong>Altera</strong> device family.<br />

Notes<br />

This assignment is included in the Analysis & Synthesis report.<br />

Syntax<br />

set_global_assignment -name ENABLE_IP_DEBUG <br />

Default Value<br />

Off<br />

June 2012 <strong>Altera</strong> Corporation <strong>Quartus</strong> <strong>Settings</strong> <strong>File</strong><br />

<strong>Reference</strong> <strong>Manual</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!