10.12.2012 Views

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

Quartus II Settings File Reference Manual - Altera

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapter 4: Analysis & Synthesis Assignments 4–139<br />

POWER_UP_LEVEL<br />

POWER_UP_LEVEL<br />

Type<br />

Causes a register to power up with the specified logic level, either High (1) or Low (0).<br />

If this option is specified for an input pin, it is automatically transferred to the register<br />

that is driven by the pin if the following conditions are present:<br />

■ There is no intervening logic, other than inversion, between the pin and the<br />

register<br />

■ The input pin drives the data input of the register<br />

■ The input pin does not fan-out to any other logic<br />

If this option is specified for an output or bidirectional pin, it is automatically<br />

transferred to the register that feeds the pin if the following conditions are present:<br />

■ There is no intervening logic, other than inversion, between the register and the<br />

pin<br />

■ The register does not fan-out to any other logic<br />

You can assign this option to any register, or to a pin with any logic configuration<br />

other than those previously described. You can also assign this option to a design<br />

entity containing registers if you want to set the power level for all registers in the<br />

design entity. In order for the register to power up with the specified logic level, the<br />

Compiler may perform NOT Gate Push-Back on the register.<br />

You can assign this option to any register, registered logic cell WYSIWYG primitive, or<br />

to a pin with any logic configuration other than those described above. If this option is<br />

assigned to a registered logic cell WYSIWYG primitive, you must turn on the Perform<br />

WYSIWYG Primitive Resynthesis logic option for it to take effect. You can also<br />

assign this option to a design entity containing registers if you want to set the power<br />

level for all registers in the design entity. In order for the register to power up with the<br />

specified logic level, the Compiler may perform NOT Gate Push-Back on the register.<br />

Enumeration<br />

■ High<br />

■ Low<br />

Device Support<br />

This setting can be used in projects targeting any <strong>Altera</strong> device family.<br />

Notes<br />

This assignment supports wildcards.<br />

Syntax<br />

set_global_assignment -name POWER_UP_LEVEL -entity <br />

set_instance_assignment -name POWER_UP_LEVEL -to -entity <br />

June 2012 <strong>Altera</strong> Corporation <strong>Quartus</strong> <strong>Settings</strong> <strong>File</strong><br />

<strong>Reference</strong> <strong>Manual</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!