- Page 1 and 2:
80C186EB/80C188EBMicroprocessorUser
- Page 3 and 4:
Information in this document is pro
- Page 5 and 6:
CONTENTS2.3.2 Software Interrupts .
- Page 7 and 8:
CONTENTS6.4.4 Enabling and Disablin
- Page 9 and 10:
CONTENTS10.2.2 Asynchronous Mode Pr
- Page 11 and 12:
CONTENTSFIGURESFigurePage2-1 Simpli
- Page 13 and 14:
CONTENTSFIGURESFigurePage6-9 Using
- Page 15 and 16:
CONTENTSTableTABLESPage1-1 Comparis
- Page 17 and 18:
CONTENTSEXAMPLESExamplePage5-1 Init
- Page 20 and 21:
CHAPTER 1INTRODUCTIONThe 8086 micro
- Page 22 and 23:
INTRODUCTIONEach chapter covers a s
- Page 24 and 25:
INTRODUCTION1.3.1 How to Use Intel'
- Page 26:
Overview of the80C186 FamilyArchite
- Page 29 and 30:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 31 and 32:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 33 and 34:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 35 and 36:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 37 and 38:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 39:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 42 and 43:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 44 and 45:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 46 and 47:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 48 and 49:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 50 and 51:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 52 and 53:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 54 and 55:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 56 and 57:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 58 and 59:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 60 and 61:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 62 and 63:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 64 and 65:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 66 and 67:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 68 and 69:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 70 and 71:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 72 and 73:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 74 and 75:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 76 and 77:
OVERVIEW OF THE 80C186 FAMILY ARCHI
- Page 78:
Bus Interface Unit3
- Page 81 and 82:
BUS INTERFACE UNITPhysical Implemen
- Page 83 and 84:
BUS INTERFACE UNIT(X + 1)(X)A19:1 D
- Page 85 and 86:
BUS INTERFACE UNITFor word transfer
- Page 87 and 88:
BUS INTERFACE UNITCLKOUTT4 T1 T2 T3
- Page 89 and 90:
BUS INTERFACE UNITCLKOUTT4or TI T1
- Page 91 and 92:
BUS INTERFACE UNITSignals From CPU4
- Page 93 and 94:
BUS INTERFACE UNITT2T3or TWT4or TIC
- Page 95 and 96:
BUS INTERFACE UNITA normally not-re
- Page 97 and 98:
BUS INTERFACE UNITT2or T3or TWT3or
- Page 99 and 100:
BUS INTERFACE UNITAn idle bus state
- Page 101 and 102:
BUS INTERFACE UNIT3.5.1.1 Refresh B
- Page 103 and 104:
BUS INTERFACE UNITMost memory and p
- Page 105 and 106:
BUS INTERFACE UNITCLKOUTT4 T2 T3 TI
- Page 107 and 108:
BUS INTERFACE UNIT3.5.4 HALT Bus Cy
- Page 109 and 110:
BUS INTERFACE UNITCLKOUTT1 TI TIALE
- Page 111 and 112:
BUS INTERFACE UNITCLKOUTALES2:0AD15
- Page 113 and 114:
BUS INTERFACE UNITCLKOUTNMI/INTxNot
- Page 115 and 116:
BUS INTERFACE UNITALEProcessorA19:1
- Page 117 and 118:
BUS INTERFACE UNITThe WAIT instruct
- Page 119 and 120:
BUS INTERFACE UNITCLKOUTHOLD124HLDA
- Page 121 and 122:
BUS INTERFACE UNITCLKOUT1 3 4HOLDHL
- Page 123 and 124:
BUS INTERFACE UNITCLKOUTHOLD12345HL
- Page 126:
Peripheral ControlBlock4
- Page 129 and 130:
PERIPHERAL CONTROL BLOCKRegister Na
- Page 131 and 132:
PERIPHERAL CONTROL BLOCK4.3 RESERVE
- Page 133 and 134:
PERIPHERAL CONTROL BLOCK4.4.3.1 Wri
- Page 135 and 136:
PERIPHERAL CONTROL BLOCK4-8
- Page 138 and 139:
CHAPTER 5CLOCK GENERATION AND POWER
- Page 140 and 141:
CLOCK GENERATION AND POWER MANAGEME
- Page 142 and 143:
CLOCK GENERATION AND POWER MANAGEME
- Page 144 and 145:
CLOCK GENERATION AND POWER MANAGEME
- Page 146 and 147:
CLOCK GENERATION AND POWER MANAGEME
- Page 148 and 149:
CLOCK GENERATION AND POWER MANAGEME
- Page 150 and 151:
CLOCK GENERATION AND POWER MANAGEME
- Page 152 and 153:
CLOCK GENERATION AND POWER MANAGEME
- Page 154 and 155:
CLOCK GENERATION AND POWER MANAGEME
- Page 156 and 157:
CLOCK GENERATION AND POWER MANAGEME
- Page 158:
Chip-Select Unit6
- Page 161 and 162:
CHIP-SELECT UNIT27C25674AC138A1:13A
- Page 163 and 164:
CHIP-SELECT UNITT4 T1 T2 T3T4CLKOUT
- Page 165 and 166:
CHIP-SELECT UNITThe START register
- Page 167 and 168:
CHIP-SELECT UNITRegister Name:Regis
- Page 169 and 170:
CHIP-SELECT UNIT6.4.2 Start Address
- Page 171 and 172:
CHIP-SELECT UNITBUS READYREADY Cont
- Page 173 and 174:
CHIP-SELECT UNITTable 6-3 lists exa
- Page 175 and 176:
CHIP-SELECT UNITREADYALEA19:16AD15:
- Page 177 and 178:
CHIP-SELECT UNITDRAM_BASEEQU 128 ;W
- Page 179 and 180:
CHIP-SELECT UNIT; DATA SEGMENTDATAS
- Page 182 and 183:
CHAPTER 7REFRESH CONTROL UNITThe Re
- Page 184 and 185:
REFRESH CONTROL UNITRefresh Control
- Page 186 and 187:
REFRESH CONTROL UNIT7.5 REFRESH BUS
- Page 188 and 189:
REFRESH CONTROL UNIT7.7 PROGRAMMING
- Page 190 and 191:
REFRESH CONTROL UNITRegister Name:R
- Page 192 and 193:
REFRESH CONTROL UNITRegister Name:R
- Page 194 and 195:
REFRESH CONTROL UNITmov dx, RFBASEm
- Page 196:
Interrupt ControlUnit8
- Page 199 and 200:
INTERRUPT CONTROL UNITTimer 0 Timer
- Page 201 and 202:
INTERRUPT CONTROL UNITInterrupt sou
- Page 203 and 204:
INTERRUPT CONTROL UNIT8.2.2.1 Prior
- Page 205 and 206:
INTERRUPT CONTROL UNITINTINT08259Ao
- Page 207 and 208:
INTERRUPT CONTROL UNIT8.2.6 Edge an
- Page 209 and 210:
INTERRUPT CONTROL UNITTable 8-3. In
- Page 211 and 212:
INTERRUPT CONTROL UNIT.Register Nam
- Page 213 and 214:
INTERRUPT CONTROL UNIT8.3.2 Interru
- Page 215 and 216:
INTERRUPT CONTROL UNIT8.3.4 Priorit
- Page 217 and 218:
INTERRUPT CONTROL UNITReading the P
- Page 219 and 220:
INTERRUPT CONTROL UNITRegister Name
- Page 221 and 222:
INTERRUPT CONTROL UNIT3. Program th
- Page 224 and 225:
CHAPTER 9TIMER/COUNTER UNITThe Time
- Page 226 and 227:
TIMER/COUNTER UNITTimer 0 Timer 1 T
- Page 228 and 229:
TIMER/COUNTER UNITContinued From"A"
- Page 230 and 231:
TIMER/COUNTER UNITRegister Name:Reg
- Page 232 and 233:
TIMER/COUNTER UNITRegister Name:Reg
- Page 234 and 235:
TIMER/COUNTER UNITRegister Name:Reg
- Page 236 and 237:
TIMER/COUNTER UNITThe timer countin
- Page 238 and 239:
TIMER/COUNTER UNITTimer 0Serviced1I
- Page 240 and 241:
TIMER/COUNTER UNIT9.3.2 Synchroniza
- Page 242 and 243:
TIMER/COUNTER UNITlib_80186 segment
- Page 244 and 245:
TIMER/COUNTER UNIT$mod186nameexampl
- Page 246 and 247:
TIMER/COUNTER UNIT_CMPB equ word pt
- Page 248:
SerialCommunicationsUnit10
- Page 251 and 252:
SERIAL COMMUNICATIONS UNIT1 2 3 4 5
- Page 253 and 254:
SERIAL COMMUNICATIONS UNITThe RX ma
- Page 255 and 256:
SERIAL COMMUNICATIONS UNITThe Trans
- Page 257 and 258:
SERIAL COMMUNICATIONS UNIT5. At the
- Page 259 and 260:
SERIAL COMMUNICATIONS UNITRegister
- Page 261 and 262:
SERIAL COMMUNICATIONS UNITRegister
- Page 263 and 264:
SERIAL COMMUNICATIONS UNIT3. If the
- Page 265 and 266:
SERIAL COMMUNICATIONS UNITThe seria
- Page 267 and 268:
SERIAL COMMUNICATIONS UNIT10.2.3 Pr
- Page 269 and 270:
SERIAL COMMUNICATIONS UNITBCLK is a
- Page 271 and 272: SERIAL COMMUNICATIONS UNITChannel_0
- Page 273 and 274: SERIAL COMMUNICATIONS UNITmovmovmov
- Page 275 and 276: SERIAL COMMUNICATIONS UNIT10.5.2 Mo
- Page 277 and 278: SERIAL COMMUNICATIONS UNITMASTER186
- Page 279 and 280: SERIAL COMMUNICATIONS UNIT$mod186na
- Page 281 and 282: SERIAL COMMUNICATIONS UNIT$mod186na
- Page 283 and 284: SERIAL COMMUNICATIONS UNITcmp al, F
- Page 285 and 286: SERIAL COMMUNICATIONS UNIT10-36
- Page 288 and 289: CHAPTER 11INPUT/OUTPUT PORTSMany ap
- Page 290 and 291: INPUT/OUTPUT PORTS11.1.2 Input Port
- Page 292 and 293: INPUT/OUTPUT PORTSFrom IntegratedPe
- Page 294 and 295: INPUT/OUTPUT PORTS11.1.5.1 Port 1 O
- Page 296 and 297: INPUT/OUTPUT PORTSRegister Name:Reg
- Page 298 and 299: INPUT/OUTPUT PORTSRegister Name:Reg
- Page 300: Math Coprocessing12
- Page 303 and 304: MATH COPROCESSING12.3 THE 80C187 MA
- Page 305 and 306: MATH COPROCESSINGAvailable data typ
- Page 307 and 308: MATH COPROCESSING12.3.1.5 Constant
- Page 309 and 310: MATH COPROCESSINGIncreasing Signifi
- Page 311 and 312: MATH COPROCESSING12.4.1 Clocking th
- Page 313 and 314: MATH COPROCESSINGExternalOscillator
- Page 315 and 316: MATH COPROCESSING80C186Modular Core
- Page 317 and 318: MATH COPROCESSING$mod186$modc187nam
- Page 320 and 321: CHAPTER 13ONCE MODEONCE (pronounced
- Page 324 and 325: APPENDIX A80C186 INSTRUCTION SETADD
- Page 326 and 327: 80C186 INSTRUCTION SET ADDITIONS AN
- Page 328 and 329: 80C186 INSTRUCTION SET ADDITIONS AN
- Page 330 and 331: 80C186 INSTRUCTION SET ADDITIONS AN
- Page 332 and 333: 80C186 INSTRUCTION SET ADDITIONS AN
- Page 334: InputSynchronizationB
- Page 337 and 338: INPUT SYNCHRONIZATIONA synchronizat
- Page 340 and 341: APPENDIX CINSTRUCTION SET DESCRIPTI
- Page 342 and 343: INSTRUCTION SET DESCRIPTIONSTable C
- Page 344 and 345: INSTRUCTION SET DESCRIPTIONSTable C
- Page 346 and 347: INSTRUCTION SET DESCRIPTIONSTable C
- Page 348 and 349: INSTRUCTION SET DESCRIPTIONSTable C
- Page 350 and 351: INSTRUCTION SET DESCRIPTIONSTable C
- Page 352 and 353: INSTRUCTION SET DESCRIPTIONSTable C
- Page 354 and 355: INSTRUCTION SET DESCRIPTIONSTable C
- Page 356 and 357: INSTRUCTION SET DESCRIPTIONSTable C
- Page 358 and 359: INSTRUCTION SET DESCRIPTIONSTable C
- Page 360 and 361: INSTRUCTION SET DESCRIPTIONSTable C
- Page 362 and 363: INSTRUCTION SET DESCRIPTIONSTable C
- Page 364 and 365: INSTRUCTION SET DESCRIPTIONSTable C
- Page 366 and 367: INSTRUCTION SET DESCRIPTIONSTable C
- Page 368 and 369: INSTRUCTION SET DESCRIPTIONSTable C
- Page 370 and 371: INSTRUCTION SET DESCRIPTIONSNEGNOPN
- Page 372 and 373:
INSTRUCTION SET DESCRIPTIONSTable C
- Page 374 and 375:
INSTRUCTION SET DESCRIPTIONSTable C
- Page 376 and 377:
INSTRUCTION SET DESCRIPTIONSTable C
- Page 378 and 379:
INSTRUCTION SET DESCRIPTIONSTable C
- Page 380 and 381:
INSTRUCTION SET DESCRIPTIONSTable C
- Page 382 and 383:
INSTRUCTION SET DESCRIPTIONSSHRSTCS
- Page 384 and 385:
INSTRUCTION SET DESCRIPTIONSTable C
- Page 386 and 387:
INSTRUCTION SET DESCRIPTIONSTable C
- Page 388:
Instruction SetOpcodes and ClockCyc
- Page 391 and 392:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 393 and 394:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 395 and 396:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 397 and 398:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 399 and 400:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 401 and 402:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 403 and 404:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 405 and 406:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 407 and 408:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 409 and 410:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 411 and 412:
INSTRUCTION SET OPCODES AND CLOCK C
- Page 414 and 415:
INDEX80C187 Math Coprocessor, 12-2-
- Page 416 and 417:
INDEXData transfers, 3-1-3-6instruc
- Page 418 and 419:
INDEXlogical, 2-10, 2-12offset valu
- Page 420 and 421:
INDEXSHR instruction, A-9SI registe