28.11.2012 Views

i A PHYSICAL IMPLEMENTATION WITH CUSTOM LOW POWER ...

i A PHYSICAL IMPLEMENTATION WITH CUSTOM LOW POWER ...

i A PHYSICAL IMPLEMENTATION WITH CUSTOM LOW POWER ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Cascaded Inverter Based Delay Element<br />

A series of inverters can be used as a delay element. Such a delay element uses the<br />

propagation delay of the inverters in the chain to obtain the specified delay value. The<br />

propagation delay of an inverter is dependent upon the time to charge and discharge the load<br />

capacitance. The cascaded inverter chain is the simplest delay element topology and is the most<br />

common delay element because of the ease of design. However, such delay elements are<br />

sensitive to environmental variations such as supply voltage and temperature.<br />

The inverter chain shows considerably less supply voltage variation compared to a TG<br />

based delay element [11]. However, the number of inverters in series increases tremendously for<br />

large delay values. With the increase in the number of inverters, the power consumption also<br />

increases. The inverter chain can be used for delays in the range between 1ns to 3ns [16]. Figure<br />

6-3 below shows the schematic of the inverter based delay chain.<br />

NP- Voltage Controlled<br />

Figure 6-3 Cascaded inverter based delay element<br />

A NP-voltage controlled delay element consists of a cascaded inverter pair with a series<br />

connected NMOS and PMOS transistor in the pull-up and pull-down path [15]. The NMOS and<br />

82

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!