28.11.2012 Views

i A PHYSICAL IMPLEMENTATION WITH CUSTOM LOW POWER ...

i A PHYSICAL IMPLEMENTATION WITH CUSTOM LOW POWER ...

i A PHYSICAL IMPLEMENTATION WITH CUSTOM LOW POWER ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

7.2.6 Sense Amplifier<br />

Figure 7-17: Power Multiplexer Schematic<br />

The sense amplifier is the circuit that senses the voltage at the output of the EEPROM cell during<br />

a read operation. The design of the sense amplifier is based on the voltage sensing scheme as<br />

proposed by [24]. Under erase or program conditions, signal C1 is asserted pulling the source of<br />

the FLOTOX transistor to ground. C2 is asserted under normal conditions. During a read<br />

operation, C1 gets de-asserted rising the voltage at node “ee_cs” to the supply Vdd. The control<br />

voltage is set to the supply voltage Vdd. The wordline is enabled, effectively turning on the<br />

select transistor and the control gate transistor. If the FLOTOX transistor is programmed, the<br />

voltag e at the gate terminal<br />

of the FLOTOX transistor, causes the transistor to conduct, raising<br />

the voltage of the bit line from 0V to Vx. The value of Vx dpends on the wordline voltage. If the<br />

voltage at the wordline is high because of use the of wordline boosters, the select transistor<br />

would not incur a Vth drop across it. Otherwise the voltage at the bit line would be reduced by<br />

the threshold voltage drop across the select transistor.<br />

134

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!