1996 Electronics Industry Environmental Roadmap - Civil and ...
1996 Electronics Industry Environmental Roadmap - Civil and ...
1996 Electronics Industry Environmental Roadmap - Civil and ...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Emerging Technologies<br />
Therefore, given larger wafers, the increased number of masks, greater number of metallization<br />
layers, <strong>and</strong> an overall growth projection for the IC manufacturing industry, environmental issues<br />
are unlikely to abate. Current environmental priorities include the identification of<br />
environmentally benign solvents, cleaners, <strong>and</strong> photoresists, <strong>and</strong> improved processes for<br />
recycling, recapture, regeneration, <strong>and</strong> reuse of process chemicals <strong>and</strong> solvents. Test wafers <strong>and</strong><br />
wafer reworks are a significant contributor to environmental waste <strong>and</strong> should be reduced.<br />
Increased attention to dry <strong>and</strong> additive processes, for the environmental benefit as well as the<br />
apparent benefits in decreasing contaminants, is also a priority. Overall reduction in energy<br />
consumed per manufactured unit will also become a likely IC industry objective for economic<br />
<strong>and</strong> environmental purposes.<br />
6.2.2 Packaging<br />
When wafer processing is complete, the individual ICs (“die”) are cut apart to be packaged <strong>and</strong><br />
assembled. They may be passed along to be encapsulated in a protective coating or housing<br />
(“packaging”) or be processed as “bare die” for direct attachment to a substrate. Packaging<br />
performs two important functions for ICs: electrical connection <strong>and</strong> protection of the<br />
semiconductor device.<br />
Most semiconductor packages have the same basic parts <strong>and</strong> are assembled using the same<br />
general set of process steps. In most families of packaging technologies, a lead frame connects<br />
the chip to the printed wiring board. The lead frame is connected to the chip using a very thin<br />
wire welded to both the chip <strong>and</strong> the lead frame. There is also a material enclosing the chip,<br />
wire, <strong>and</strong> part of the lead frame, which must protect the chip from the external environment.<br />
During the process of assembly, the chip is attached to the lead frame, the wire is bonded to the<br />
chip <strong>and</strong> then to the lead frame, <strong>and</strong> the whole structure, except for a small part of the lead frame,<br />
is permanently encapsulated for protection.<br />
There are a wide variety of packaging approaches, but generally speaking, the IC is encapsulated<br />
either in a hermetically sealed ceramic or metal package or in non-hermetically-sealed packages,<br />
usually made of plastic. Hermetically sealed packaging is particularly well-suited where high<br />
performance <strong>and</strong> high reliability are key drivers <strong>and</strong> non-hermetically sealed packaging where<br />
cost is a key driver. However, recent technological advancements have resulted in nonhermetically<br />
sealed packaging options with performance <strong>and</strong> reliability nearly equivalent to<br />
hermetics.<br />
Increasingly powerful ICs will also require new technologies for packaging, interconnect, <strong>and</strong> assembly.<br />
The trends in electronic packaging are toward higher I/O counts, lower operating voltages,<br />
<strong>and</strong> faster switching speeds. Among the emerging technologies currently affecting packaging<br />
is a shift from peripheral interconnection to area array connections, from two-dimensional to<br />
three-dimensional packaging, <strong>and</strong> from single- to multi-chip packaging [32]. The driving force<br />
in the evolution of packaging technology is the need to minimize the package size in order to<br />
maximize the amount of active silicon attached to the circuit board or other substrate. As a<br />
consequence, packaging approaches such as chip-scale packaging <strong>and</strong> ball grid arrays (BGAs) are<br />
receiving substantial attention in the industry.<br />
96