2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Table 72: Truth Table – CKE<br />
Notes 1–2 apply to the entire table; see Table 71 (page 114) for additional command details<br />
CKE<br />
<strong>2Gb</strong>: <strong>x4</strong>, <strong>x8</strong>, <strong>x16</strong> <strong>DDR3</strong> <strong>SDRAM</strong><br />
Commands – Truth Tables<br />
Current State3 Command5 (RAS#, CAS#, WE#, CS#) Action5 Previous Cycle<br />
Notes<br />
4 Present Cycle<br />
(n - 1)<br />
4<br />
(n)<br />
Power-down L L “Don’t Care” Maintain power-down<br />
L H DES or NOP Power-down exit<br />
Self refresh L L “Don’t Care” Maintain self refresh<br />
L H DES or NOP Self refresh exit<br />
Bank(s) active H L DES or NOP Active power-down entry<br />
Reading H L DES or NOP Power-down entry<br />
Writing H L DES or NOP Power-down entry<br />
Precharging H L DES or NOP Power-down entry<br />
Refreshing H L DES or NOP Precharge power-down entry<br />
All banks idle H L DES or NOP Precharge power-down entry 6<br />
H L REFRESH Self refresh<br />
Notes: 1. All states and sequences not shown are illegal or reserved unless explicitly described<br />
elsewhere in this document.<br />
2. t CKE (MIN) means CKE must be registered at multiple consecutive positive clock edges.<br />
CKE must remain at the valid input level the entire time it takes to achieve the required<br />
number of registration clocks. Thus, after any CKE transition, CKE may not transition<br />
from its valid level during the time period of t IS + t CKE (MIN) + t IH.<br />
3. Current state = The state of the DRAM immediately prior to clock edge n.<br />
4. CKE (n) is the logic state of CKE at clock edge n; CKE (n - 1) was the state of CKE at the<br />
previous clock edge.<br />
5. COMMAND is the command registered at the clock edge (must be a legal command as<br />
defined in Table 71 (page 114)). Action is a result of COMMAND. ODT does not affect<br />
the states described in this table and is not listed.<br />
6. Idle state = All banks are closed, no data bursts are in progress, CKE is HIGH, and all timings<br />
from previous operations are satisfied. All self refresh exit and power-down exit parameters<br />
are also satisfied.<br />
PDF: 09005aef826aaadc<br />
<strong>2Gb</strong>_<strong>DDR3</strong>_<strong>SDRAM</strong>.pdf – Rev. P 2/12 EN 116 <strong>Micron</strong> Technology, Inc. reserves the right to change products or specifications without notice.<br />
� 2006 <strong>Micron</strong> Technology, Inc. All rights reserved.