2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
PDF: 09005aef826aaadc<br />
<strong>Micron</strong> Technology, Inc. reserves the right to change products or specifications without notice.<br />
<strong>2Gb</strong>_<strong>DDR3</strong>_<strong>SDRAM</strong>.pdf – Rev. P 2/12 EN 90 � 2006 <strong>Micron</strong> Technology, Inc. All rights reserved.<br />
Table 58: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)<br />
Notes 1–8 apply to the entire table<br />
<strong>DDR3</strong>-1866 <strong>DDR3</strong>-2133<br />
Parameter Symbol Min Max Min Max Unit Notes<br />
ACTIVATE-to-ACTIVATE command period tRC See Speed Bin Tables (page 72) for tRC ns 31, 43<br />
ACTIVATE-to-ACTIVATE 1KB page size tRRD MIN = greater of 4CK or 5ns CK 31<br />
minimum command period<br />
2KB page size MIN = greater of 4CK or 6ns CK 31<br />
Four ACTIVATE 1KB page size tFAW 27 – 25 – ns 31<br />
windows<br />
2KB page size 35 – 35 – ns 31<br />
Write recovery time tWR MIN = 15ns; MAX = n/a ns 31, 32,<br />
33<br />
Delay from start of internal WRITE transaction<br />
to internal READ command<br />
tWTR MIN = greater of 4CK or 7.5ns; MAX = n/a CK 31, 34<br />
READ-to-PRECHARGE time tRTP MIN = greater of 4CK or 7.5ns; MAX = n/a CK 31, 32<br />
CAS#-to-CAS# command delay tCCD MIN = 4CK; MAX = n/a CK<br />
Auto precharge write recovery + precharge<br />
time<br />
tDAL MIN = WR + tRP/ tCK (AVG); MAX = n/a CK<br />
MODE REGISTER SET command cycle time tMRD MIN = 4CK; MAX = n/a CK<br />
MODE REGISTER SET command update delay tMOD MIN = greater of 12CK or 15ns; MAX = n/a CK<br />
MULTIPURPOSE REGISTER READ burst end to<br />
mode register set for multipurpose register<br />
exit<br />
tMPRR MIN = 1CK; MAX = n/a CK<br />
ZQCL command: Long<br />
calibration time<br />
Calibration Timing<br />
POWER-UP and RE- tZQinit MIN = n/a<br />
SET operation<br />
MAX = max(512nCK, 640ns)<br />
Normal operation tZQoper MIN = n/a<br />
MAX = max(256nCK, 320ns)<br />
ZQCS command: Short calibration time MIN = n/a<br />
MAX = max(64nCK, 80ns) tZQCS Initialization and Reset Timing<br />
CK<br />
Exit reset from CKE HIGH to a valid command tXPR MIN = greater of 5CK or tRFC + 10ns; MAX = n/a CK<br />
Begin power supply ramp to power supplies<br />
stable<br />
tVDDPR MIN = n/a; MAX = 200 ms<br />
RESET# LOW to power supplies stable tRPS MIN = 0; MAX = 200 ms<br />
RESET# LOW to I/O and RTT High-Z tIOZ MIN = n/a; MAX = 20 ns 35<br />
CK<br />
CK<br />
<strong>2Gb</strong>: <strong>x4</strong>, <strong>x8</strong>, <strong>x16</strong> <strong>DDR3</strong> <strong>SDRAM</strong><br />
Electrical Characteristics and AC Operating Conditions