2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Table 28: Differential Input Operating Conditions (CK, CK# and DQS, DQS#)<br />
<strong>2Gb</strong>: <strong>x4</strong>, <strong>x8</strong>, <strong>x16</strong> <strong>DDR3</strong> <strong>SDRAM</strong><br />
Electrical Specifications – DC and AC<br />
Parameter/Condition Symbol Min Max Unit Notes<br />
Differential input voltage logic high - slew VIH,diff 200 n/a mV 4<br />
Differential input voltage logic low - slew VIL,diff n/a –200 mV 4<br />
Differential input voltage logic high VIH,diff(AC) 2 × (VIH(AC) - VREF) VDD/VDDQ mV 5<br />
Differential input voltage logic low VIL,diff(AC) VSS/VSSQ 2 × (VIL(AC)-VREF) mV 6<br />
Differential input crossing voltage relative<br />
to VDD/2 for DQS, DQS#; CK, CK#<br />
VIX VREF(DC) - 150 VREF(DC) + 150 mV 4, 7<br />
Differential input crossing voltage relative<br />
to VDD/2 for CK, CK#<br />
VIX (175) VREF(DC) - 175 VREF(DC) + 175 mV 4, 7, 8<br />
Single-ended high level for strobes VSEH VDDQ/2 + 175 VDDQ mV 5<br />
Single-ended high level for CK, CK# VDD/2 + 175 VDD mV 5<br />
Single-ended low level for strobes VSEL VSSQ VDDQ/2 - 175 mV 6<br />
Single-ended low level for CK, CK# VSS VDD/2 - 175 mV 6<br />
Notes: 1. Clock is referenced to V DD and V SS. Data strobe is referenced to V DDQ and V SSQ.<br />
2. Reference is V REFCA(DC) for clock and V REFDQ(DC) for strobe.<br />
3. Differential input slew rate = 2 V/ns<br />
4. Defines slew rate reference points, relative to input crossing voltages.<br />
5. Minimum DC limit is relative to single-ended signals; overshoot specifications are applicable.<br />
6. Maximum DC limit is relative to single-ended signals; undershoot specifications are applicable.<br />
7. The typical value of V IX(AC) is expected to be about 0.5 × V DD of the transmitting device,<br />
and V IX(AC) is expected to track variations in V DD. V IX(AC) indicates the voltage at which<br />
differential input signals must cross.<br />
8. The V IX extended range (±175mV) is allowed only for the clock; this V IX extended range<br />
is only allowed when the following conditions are met: The single-ended input signals<br />
are monotonic, have the single-ended swing V SEL, V SEH of at least V DD/2 ±250mV, and<br />
the differential slew rate of CK, CK# is greater than 3 V/ns.<br />
9. V IX must provide 25mV (single-ended) of the voltages separation.<br />
PDF: 09005aef826aaadc<br />
<strong>2Gb</strong>_<strong>DDR3</strong>_<strong>SDRAM</strong>.pdf – Rev. P 2/12 EN 49 <strong>Micron</strong> Technology, Inc. reserves the right to change products or specifications without notice.<br />
� 2006 <strong>Micron</strong> Technology, Inc. All rights reserved.