2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
2Gb: x4, x8, x16 DDR3 SDRAM - Micron
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
PRECHARGE<br />
REFRESH<br />
<strong>2Gb</strong>: <strong>x4</strong>, <strong>x8</strong>, <strong>x16</strong> <strong>DDR3</strong> <strong>SDRAM</strong><br />
Commands<br />
The PRECHARGE command is used to de-activate the open row in a particular bank or<br />
in all banks. The bank(s) are available for a subsequent row access a specified time ( tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge.<br />
A READ or WRITE command to a different bank is allowed during a concurrent<br />
auto precharge as long as it does not interrupt the data transfer in the current bank and<br />
does not violate any other timing parameters. Input A10 determines whether one or all<br />
banks are precharged. In the case where only one bank is precharged, inputs BA[2:0] select<br />
the bank; otherwise, BA[2:0] are treated as “Don’t Care.”<br />
After a bank is precharged, it is in the idle state and must be activated prior to any READ<br />
or WRITE commands being issued to that bank. A PRECHARGE command is treated as<br />
a NOP if there is no open row in that bank (idle state) or if the previously open row is<br />
already in the process of precharging. However, the precharge period is determined by<br />
the last PRECHARGE command issued to the bank.<br />
The REFRESH command is used during normal operation of the DRAM and is analogous<br />
to CAS#-before-RAS# (CBR) refresh or auto refresh. This command is nonpersistent,<br />
so it must be issued each time a refresh is required. The addressing is generated by<br />
the internal refresh controller. This makes the address bits a “Don’t Care” during a RE-<br />
FRESH command. The DRAM requires REFRESH cycles at an average interval of 7.8μs<br />
(maximum when TC � 85°C or 3.9μs maximum when TC � 95°C). The REFRESH period<br />
begins when the REFRESH command is registered and ends tRFC (MIN) later.<br />
To allow for improved efficiency in scheduling and switching between tasks, some flexibility<br />
in the absolute refresh interval is provided. A maximum of eight REFRESH commands<br />
can be posted to any given DRAM, meaning that the maximum absolute interval<br />
between any REFRESH command and the next REFRESH command is nine times the<br />
maximum average interval refresh rate. Self refresh may be entered with up to eight RE-<br />
FRESH commands being posted. After exiting self refresh (when entered with posted<br />
REFRESH commands), additional posting of REFRESH commands is allowed to the extent<br />
that the maximum number of cumulative posted REFRESH commands (both preand<br />
post-self refresh) does not exceed eight REFRESH commands.<br />
The posting limit of eight REFRESH commands is a JEDEC specification; however, as<br />
long as all the required number of REFRESH commands are issued within the refresh<br />
period (64ms), exceeding the eight posted REFRESH commands is allowed.<br />
PDF: 09005aef826aaadc<br />
<strong>2Gb</strong>_<strong>DDR3</strong>_<strong>SDRAM</strong>.pdf – Rev. P 2/12 EN 119 <strong>Micron</strong> Technology, Inc. reserves the right to change products or specifications without notice.<br />
� 2006 <strong>Micron</strong> Technology, Inc. All rights reserved.