CMOS Optical Preamplifier Design Using Graphical Circuit Analysis

More documents

Recommendations

Info

4.3 DPI/SFG: Combining DPI <strong>Analysis</strong> and Signal-Flow Graphs 84 4.3 DPI/SFG: COMBINING DPI ANALYSIS AND SIGNAL-FLOW GRAPHS DPI/SFG analysis combines driving-point impedance analysis and signal-flow graphs. DPI relations are of the form vn = Z DPn × I SCn (4.7) and they are naturally represented in signal-flow graphs because they represent a cause-and-effect relationship. DPI/SFG analysis follows the same procedure out- lined in Section 4.2.1 for DPI analysis. There are certain characteristics that signal- flow graphs take on when derived from DPI analysis. The basic DPI relation in Equation (4.7) is represented in the SFG space by two nodes, I SCn and v n , and a con- necting branch Z DPn . Short-circuit current node I SCn has only one outgoing branch with a transmittance, Z DPn , but may have many incoming branches. Conversely, the auxiliary voltage source node v n has only one incoming branch, Z DPn , but may have many outgoing branches. To help distinguish these nodes from more general ones, we employ the node conventions shown in Figure 4.5. Apart from this, however, the signal-flow graphs presented here conform to the standard rules and conventions. A systematic procedure can be used to help construct signal-flow graphs in DPI/ SFG analysis. Begin by drawing all the Z DP × I SC node pairs, then add the drivingpoint impedance for each node. Fill in the transmittance branches by working from each voltage node and by adding a transmittance branch from the present node to each short-circuit current node that the present node affects. Finally, add the transmittance branches that re-establish the constraints on the dependent sources, and place node values to specify the values of independent sources. General node I SCn Z DPn vn Figure 4.5 Basic node conventions. Short-circuit node auxiliary voltage source node
4.3 DPI/SFG: Combining DPI <strong>Analysis</strong> and Signal-Flow Graphs 85 EXAMPLE 4.2 A LINEAR CIRCUIT WITH FLOATING VOLTAGE SOURCES This example serves to illustrate how DPI/SFG analysis can be applied to general linear circuits, including those containing voltage sources. The circuit is shown in Figure 4.6 and includes two floating voltage sources, one of which is dependent. All resistor values are given in units of Siemens ( S = A⁄ V ), and we want to determine the node voltages. Since the circuit has four nodes that are not ground and contains three voltage sources, we only need to add one auxiliary voltage source. In order for all nodes to be shorted to ground when all sources are zeroed, the auxiliary source can be placed at nodes 2, 3, or 4. Since dependent source v 5 is a function of voltages at nodes 1 and 2, we can choose node 2 so that v 5 becomes simply the difference between sources v 1 and v 2 . Our four voltage sources are then v 1 ,v 2 ,v 5 , and v 6 . To determine Z DP2 , we zero all sources except v 2 , obtaining the circuit shown in Figure 4.7. By inspection, v 1 -1 V 4 S 3va 1 2 3 + v 2 v a - 1 S 2 S 8 S 0.5 V 2 A Figure 4.6 Sample circuit with voltage and current sources. Z DP2 v 5 1 = ------------------------Ω = 4 + 1 + 8 1 -----Ω 13 v 6 4
Page 1 and 2:
CMOS Optical Preamplifier Design Us
Page 3 and 4:
To achieve low-voltage operation, w
Page 5 and 6:
Table of Contents CHAPTER 1 INTRODU
Page 7 and 8:
CHAPTER 1 1.1 OVERVIEW Introduction
Page 9 and 10:
Information Source Modulator Drive
Page 11 and 12:
1.2 Thesis Outline 5 [Ohhata,1999].
Page 13 and 14:
1.2 Thesis Outline 7 technique call
Page 15 and 16:
1.2 Thesis Outline 9 Detector in St
Page 17 and 18:
E e + - V bias 2.1 Photodetectors 1
Page 19 and 20:
Diode Capacitance (pF) Diode capaci
Page 21 and 22:
2.2 Optical Preamplifier Structures
Page 23 and 24:
2.3 Transimpedance Amplifier Design
Page 25 and 26:
Page 27 and 28:
I dc 2.3 Transimpedance Amplifier D
Page 29 and 30:
Page 31 and 32:
Source Figure 2.11 General structur
Page 33 and 34:
A = = For = 1V , the solution is v
Page 35 and 36:
The gain of the forward amplifier c
Page 37 and 38:
Feedback Analysis Using Return Rati
Page 39 and 40: 2.4 Circuit Analysis Techniques 33
Page 41 and 42: 2.5 An Overview of Signal-Flow Grap
Page 43 and 44: 1 x1 x2 2.5 An Overview of Signal-F
Page 45 and 46: 2.6 SUMMARY REFERENCES • ∆ k =
Page 47 and 48: Symp. Circuits Systems, vol. 3, pp.
Page 49 and 50: CHAPTER 3 New Transimpedance Amplif
Page 51 and 52: 3.1 A Differential Transimpedance A
Page 57 and 58: 3.2 A Feedback Topology for Ambient
Page 59 and 60: 3.2 A Feedback Topology for Ambient
Page 61 and 62: Transimpedance (dBΩ) 90 80 60 40
Page 63 and 64: 3.3 A Low-Voltage Transimpedance Am
Page 73 and 74: C 3 Φ1VB M 3 V B- =0.7V M 7 Figure
Page 77 and 78: 3.4 SUMMARY 3.4 Summary 71 In this
Page 79 and 80: 3.4 Summary 73 Y. Nakagome et al.,
Page 81 and 82: 4.1 Introduction 75 back topology o
Page 83 and 84: 4.2 Circuit Analysis Using Driving-
Page 89: 4.2 Circuit Analysis Using Driving-
Page 93 and 94: 4.4 Determining Port Impedances 87
Page 95 and 96: v i R in v o R out 4.4 Determining
Page 97 and 98: id » ro and 1 ⁄ rid « Av ⁄ ro
Page 103 and 104: Z b r e g m 4.5 Analyzing Transisto
Page 105 and 106: 4.5 Analyzing Transistor Circuits 9
Page 107 and 108: Figure 4.25 SFG for the source foll
Page 115 and 116: 5.1 Analysis of the Low-Voltage Tra
Page 117 and 118: 5.1 Analysis of the Low-Voltage Tra
Page 119 and 120: 5.2 DEVELOPING AN ANALYTIC CIRCUIT
Page 121 and 122: Z in 5.2 Developing an Analytic Cir
Page 123 and 124: 5.2 Developing an Analytic Circuit
Page 125 and 126: I n1 : i in I n2 -I n1 i scin ( sCi
Page 129 and 130: I nRf : 5.2 Developing an Analytic
Page 131 and 132: DC transimpedance gain: Pole locati
Page 133 and 134: Frequency (MHz) 500 450 400 350 300
Page 135 and 136: Pole frequencies(MHz) 500 450 400 3
Page 137 and 138: Optimizing Sensitivity 5.2 Developi
Page 141 and 142:
Transimpedance Volts dB (lin) Gain
Page 143 and 144:
CHAPTER 6 Implementation and Experi
Page 145 and 146:
6.1 A 1V Optical Receiver Front-End
Page 147 and 148:
Page 149 and 150:
6.1.2 Experimental Results 6.1 A 1V
Page 151 and 152:
Gain(dB) 0 −1 −2 −3 −4 −5
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Page 159 and 160:
Clock signal of voltage doubler Eye
Page 161 and 162:
6.2 Variable-Gain Transimpedance Am
Page 163 and 164:
6.2.2 Experimental Results 6.2 Vari
Page 165 and 166:
6.3 Summary and State-of-the-Art Co
Page 167 and 168:
Reference Outputs Technology Supply
Page 169 and 170:
CHAPTER 7 Conclusions 7.1 SUMMARY A
Page 171 and 172:
7.2 Future Work 165 The significanc
Page 173 and 174:
7.2 Future Work 167 supply and subs
Page 175 and 176:
v s i ti that part of the SFG for Q
Page 177 and 178:
Thus, P1 ′ = b = 500Ω ∆1 ′
Page 179 and 180:
itive representation of circuit dyn
Page 181 and 182:
Bipolar Transistor i scb Z b v b b
show all

CMOS Optical Preamplifier Design Using Graphical Circuit Analysis

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?