PXA3xx Design Guide - Marvell

More documents

Recommendations

Info

PXA3xx Processor FamilyDesign GuideTable 65:ULPI_DIR/ULPI_STP/ULPI_NXT (Continued)TraceMinimumLengthMaximumLengthMin IsolationSpacingZ0 (Ohms)TL3(HDI Breakout)0.1" 0.5" 3 mills 90±15%NOTE: Max Total Length: TL1 + TL2 + TL3
20 USB 1.1 Host InterfaceThis section describes guidelines for:• Interfacing the universal serial bus (USB) host controller of the PXA3xx processor family to aUSB host cable connector• Attaching USB client devices to the USB host controller of the PXA3xx processor family.20.1 Overview20.2 SignalsThe USB cable supports serial-data exchange between a host device and a variety ofsimultaneously accessible clients. The attached clients share USB bandwidth through ahost-scheduled, token-based protocol. Clients are attached, configured, used, and detached, whilethe host and other clients continue operation. Familiarity with the Universal Serial Bus Specification,Revision 1.1 1 and the OHCI specification 2 are necessary to fully understand the material containedin this section.See Table 67 for description of the USB host controller signals.Table 67:USB Host Controller Interface Signals SummarySignal Name Ball Name Type DescriptionUSB Full Speed Transceiver Signals - Host Port 1USBH1_P USBH1_P Analog USB Full Speed Host Port 1 Positive Line — this is the positivepin of the differential pair that connects to the USB full speed hostfor Port 1.USBH1_N USBH1_N Analog USB Full Speed Host Port 1 Negative Line — this is the negativepin of the differential pair that connects to the USB full speed hostfor Port 1.USBHPENGPIO0_2(PXA3xxprocessorfamily)OutputControls power to the USB host Ports.USBHPWRGPIO1_2(PXA3xxprocessorfamily)InputOver-current indicator.USB Full Speed Transceiver Signals - Port 2 Host/Client and OTG1. To access the latest revision of the Universal Serial Bus Specification Revision 1.1, use the Internet site at:http://www.usb.org/2. Refer to Open Host Controller Interface Specification for USB, Release 1.0a,loc cit.Copyright © 2009 MarvellDoc. No. MV-S301368-00 Rev. AApril 6, 2009, Released Page 163
Page 5 and 6:
10.2 Signals ......................
Page 7 and 8:
17.2 Signals ......................
Page 9 and 10:
26.2 Signals ......................
Page 11 and 12:
Copyright © 2009 MarvellDoc. No. M
Page 13 and 14:
Figure 42: SPI Protocol Interface B
Page 15:
TablesTable 1: How Design Guide Cha
Page 18 and 19:
PXA3xx Processor FamilyDesign Guide
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Page 110 and 111:
Page 112 and 113: PXA3xx Processor FamilyDesign Guide
Page 212 and 213:
Page 214 and 215:
show all

PXA3xx Design Guide - Marvell

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?