PXA3xx Design Guide - Marvell

More documents

Recommendations

Info

PXA3xx Processor FamilyDesign GuideFigure 15: Six Layer Board Stack Up ExampleLAYER 1 HDI 90 Ohms +/- 15%LAYER 2 BMS 60 Ohms +/- 15%LAYER 3 Reference Plane (Power or Ground)LAYER 4 Reference Plane (Power or Ground)LAYER 5 BMS 60 Ohms +/- 15%LAYER 6 HDI 90 Ohms +/- 15%10.4.2 Routing Recommendations for x32 - 1 Device (PXA32x only)Figure 16: Signal: MD, DQMTable 18:MD and DQM Signals Routing Recommendations for x32 - 1 DeviceTraceMaxLengthTrace WidthSpacing between this Signal traceand any other Signal traceLayerTL1 (Breakout) 0.3” 3 mils 3 mils HDITL2 0.6” 4 mils 4 mils Buried MicroStripTL3 0.3” 3 mils 3 mils HDI• Recommended maximum via count, including breakout via = 6Doc. No. MV-S301368-00 Rev. A Copyright © 2009 MarvellPage 68April 6, 2009, Released
DDR Memory Interface (EMPI Bus)EMPI Layout Notes• Total length of (TL1+TL2+TL3) Max = 1.1”• Refer to matching rules for length matching requirement between MD and DQS.Figure 17: Signal: DQSTable 19:DQS Signals Routing Recommendations for x32 - 1 DeviceTraceMaxLengthTrace WidthSpacing between this Signal traceand any other Signal traceLayerTL1 (Breakout) 0.3” 3 mils 4 mils HDITL2 0.6” 4 mils 5 mils Buried Micro StripTL3 0.3” 3 mils 4 mils HDI• Recommended maximum via count, including breakout via = 6• Total length of (TL1+TL2+TL3) Max = 1.1”• Refer to matching rules for length matching requirement between DQS and SDCLK.• Refer to matching rules for length matching requirement between DQS and MD.10.4.2.1 Length Matching between DQS and MD for x32 - 1 DeviceThere are four DQS byte lanes: DQS, DQS, DQS and DQS.• Every data signal between MD and DQM should be length matched to DQS.• Every data signal between MD and DQM should be length matched to DQS.• Every data signal between MD and DQM should be length matched to DQS.• Every data signal between MD and DQM should be length matched to DQS.There is only length matching required within each byte lane. There is no signal length matchingrequired outside the byte lane. For example, any signal within MD need not be length matchedto DQS.Total length of MD and DQM = Total Length of DQS +/- 0.100”Total length of DQS is TL1+TL2+TL3Total length of MD is TL1+TL2+TL3Copyright © 2009 MarvellDoc. No. MV-S301368-00 Rev. AApril 6, 2009, Released Page 69
Page 5 and 6:
10.2 Signals ......................
Page 7 and 8:
17.2 Signals ......................
Page 9 and 10:
26.2 Signals ......................
Page 11 and 12:
Copyright © 2009 MarvellDoc. No. M
Page 13 and 14:
Figure 42: SPI Protocol Interface B
Page 15:
TablesTable 1: How Design Guide Cha
Page 18 and 19: PXA3xx Processor FamilyDesign Guide
Page 118 and 119:
PXA3xx Processor FamilyDesign Guide
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
show all

PXA3xx Design Guide - Marvell

Create successful ePaper yourself

Delete template?

Save as template?