PXA3xx Design Guide - Marvell

More documents

Recommendations

Info

PXA3xx Processor FamilyDesign GuideTable 77:UART Signal Descriptions (Continued)Name Direction DescriptionnCTS Input CLEAR TO SEND – When low, indicates the modem or data set is ready to exchange data.nCTS has no effect on the transmitter.This signal is present on the full function UART and bluetooth UART.nDSR Input DATA SET READY – When low, indicates the modem or data set is ready to establish acommunications link with a UART.This signal is present only on the full function UART.nDCD Input DATA CARRIER DETECT – When low, indicates the data carrier has been detected by themodem or data set. nDCD has no effect on the receiver.This signal is present only on the full function UART.nRI Input RING INDICATOR – When low, indicates the modem or data set has received a telephoneringing signal.This signal is present only on the full function UART.nDTR Output DATA TERMINAL READY – When low, signals the modem or the data set that the UART isready to establish a communications link.This signal is present only on the full function UART.nRTS Output REQUEST TO SEND – When low, signals the modem or the data set that the UART is ready toexchange data.This signal is used by the full function UART and bluetooth UART.23.3 Types of UARTsThe PXA3xx processor family has three separate UARTs that use same programming model. TheUARTs are described in this section.23.3.1 Full Function UARTFull function UART (UART1) supports modem control capability and supports baud rates of 9600,19.2 K, 38.4 K, 57.6 K, 115.2 K, 230 K, 460 K, 921 K, 1.8 M, and 3.6 M.23.3.1.1 Full Function UART SignalsSee Table 78 for the list and description of the full-function UART interface signals.Table 78:Full Function UART Interface SignalsSignalNameDirectionDescriptionUART1_RXD Input Full function UART Receive, serial data input to the UART (RXD)UART1_TXD Output Full function UART Transmit, serial data output from the UART (TXD)UART1_CTS Input Full function UART Clear to Send (nCTS)UART1_DSR Input Full function UART Data Set Ready (nDSR)UART1_DCD Input Full function UART Data Carrier Detect (nDCD)UART1_RI Input Full function UART Ring Indicator (nRI)Doc. No. MV-S301368-00 Rev. A Copyright © 2009 MarvellPage 188April 6, 2009, Released
Table 78:Full Function UART Interface Signals (Continued)SignalNameDirectionDescriptionUART1_DTR Output Full function UART Data Terminal Ready (nDTR)UART1_RTS Output Full function UART Request to Send (nRTS)23.3.1.2 Full Function UART Block DiagramSee Figure 84 for a full function UART block diagram that shows the interface between the fullfunction UART and a standard 9-pin D-SUB-9 connector. The block diagram demonstrateshigh-level signal use and connectivity when using the full function UART.Figure 84: Full Function UART Interface Block DiagramPXA3xxProcessorFull functionUARTD-SUB-9Serial CableConnectorUART1_DCD1UART1_DSR6UART1_RXD2UART1_RTSUART1_TXDUART1_CTSRS-232Transceiver783UART1_DTR4UART1_RI9523.3.1.3 Full Function UART Layout NotesThe RS-232 transceiver device converts CMOS logic voltage levels to RS-232 standard line voltagelevels. Locate the RS-232 transceiver close to the 9-pin D-SUB-9 connector.23.3.2 Bluetooth UARTBluetooth UARTs (UART2 and UART3) are high-speed UARTs and support baud rates of 9600, 19.2K, 38.4 K, 57.6 K, 115.2 K, 230 K, 460 K, 921 K, 1.8 M, and 3.6 M. UART2 and UART3 can beconnected to Bluetooth modules. The bluetooth UART only supports two modem control signals(nCTS, nRTS).Copyright © 2009 MarvellDoc. No. MV-S301368-00 Rev. AApril 6, 2009, Released Page 189
Page 5 and 6:
10.2 Signals ......................
Page 7 and 8:
17.2 Signals ......................
Page 9 and 10:
26.2 Signals ......................
Page 11 and 12:
Copyright © 2009 MarvellDoc. No. M
Page 13 and 14:
Figure 42: SPI Protocol Interface B
Page 15:
TablesTable 1: How Design Guide Cha
Page 18 and 19:
PXA3xx Processor FamilyDesign Guide
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139: PXA3xx Processor FamilyDesign Guide
show all

PXA3xx Design Guide - Marvell

Create successful ePaper yourself

Delete template?

Save as template?