12.07.2015 Views

PXA3xx Design Guide - Marvell

PXA3xx Design Guide - Marvell

PXA3xx Design Guide - Marvell

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

22.6 Routing Recommendations22.6.1 Topology # 1: SDATA_OUT / SYNC with a Single LoadFigure 80: Topology # 1 - <strong>PXA3xx</strong> Processor Family SDATA_OUT and SYNC to a Single AC ‘97CodecTable 72:Signal: AC97 SDATA_OUT and SYNC (Single Load)Mode Section Maximum Length * Minimum Length1.8 V HDI_1 + BMS + HDI_2 5 inches 0.5 inches3.3 V HDI_1 + BMS + HDI_2 7 inches 0.5 inches• HDI should be used mainly for breakout. Maximum length on HDI_1 or HDI2 is 0.5 inches.• This topology is point-to-point with no stubs.Copyright © 2009 <strong>Marvell</strong>Doc. No. MV-S301368-00 Rev. AApril 6, 2009, Released Page 183

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!