PXA3xx Design Guide - Marvell

More documents

Recommendations

Info

PXA3xx Processor FamilyDesign GuideFigure 72: USB Host (Port 2) Differential Connections Block DiagramPXA3xxProcessorUSB HostController - Port 2USBHPEN2CONTROL+5VVBUS1USB HostCableConnectorVBUS (+5V)USBHPWR*USB PowerSwitch Circuitry(Required)FAULT4GNDUSBOTG_PUSBOTG_NC PR SR SR PTermination,Filtering, andESD ProtectionCircuitry(Optional)32USB D+USB D-*Note: USBHPWR can be used to detect faults for allthree host ports (Port 1, 2, 3)C PR PC P= 68 - 75 pFR S= 10 - 25 OhmsR P= 15 KOhms20.3.3 USB Host Single-Ended Connections (Port 3)Host controller Port 3 is used only with single-ended connections as shown in Figure 73.Doc. No. MV-S301368-00 Rev. A Copyright © 2009 MarvellPage 168April 6, 2009, Released
Figure 73: PXA3xx Processor Family Host 3 Connections to External USB TransceiverUSB HostController123Transmit enableUSB_P3_4VMOVPOSPEEDD-D+USB_P3_6OE_nMust pullHigh or Low*RCVVPUSB_P3_2USB_P3_1VMPXA3xx ProcessorUSB_P3_5USB_P3_3External USBTransceiverNoteThe “SPEED” signal does not exist for PXA3xx processor family host Port 3. The“SPEED” signal of the external device must be tied high or low. Program PXA3xxprocessor family host 3 to match the external device speed.20.4 Layout NotesThe USB power supply must be +5.0 V (per the USB specification). However, the PXA3xx processorfamily does not have 5.0 V-tolerant inputs. Provide an external device to interface the USBHPENxand USBHPWR pins to the power supply and over current detection circuits.NoteThere is no USBHPWR2 input signal/function on the PXA3xx processor family. Use anexternal circuit to OR the overcurrent for port 2 back into USBPWR1The C P and R S components are required by the USB host controller for USBH1_P, USBOTG_P,USBH1_N, and USBOTG_N signal compliance with the USB specification and must be placed asclose as possible to the Monahans USBH1_P, USBOTG_P, USBH1_N, and USBOTG_N balls.The R P pulldown resistors shown on the USBH1_P, USBOTG_P, USBH1_N, and USBOTG_Nsignals are required per USB specification.Terminations and filtering for signal integrity and electrostatic discharge (ESD) protection circuitryare recommended, but varies for different systems depending upon layout and end applicationenvironment.Copyright © 2009 MarvellDoc. No. MV-S301368-00 Rev. AApril 6, 2009, Released Page 169
Page 5 and 6:
10.2 Signals ......................
Page 7 and 8:
17.2 Signals ......................
Page 9 and 10:
26.2 Signals ......................
Page 11 and 12:
Copyright © 2009 MarvellDoc. No. M
Page 13 and 14:
Figure 42: SPI Protocol Interface B
Page 15:
TablesTable 1: How Design Guide Cha
Page 18 and 19:
PXA3xx Processor FamilyDesign Guide
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119: PXA3xx Processor FamilyDesign Guide
show all

PXA3xx Design Guide - Marvell

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?