PXA3xx Design Guide - Marvell

More documents

Recommendations

Info

PXA3xx Processor FamilyDesign GuideFigure 18: Signal: SDCLKTable 20:SDCLK Signals Routing Recommendations for x32 - 1 deviceTraceMaxLengthTrace WidthSpacing between thisSignal trace and anyother Signal traceIntra pairSpacingLayerTL1 (Breakout) 0.4” 3 mils 4 mils 3 mils HDITL2 0.8” 4 mils 7 mils 4 mils BMSTL3 0.5” 3 mils 4 mils 3 mils HDI• Recommended maximum via count, including breakout via = 6• Total length of (TL1+TL2+TL3) Max = 1.6"• Length matching within the same signal:• Total length of SDCLK = Total length of SDCLK +/- 20 mils• Refer to matching rules for length matching requirement between SDCLK and CMD; SDCLKand DQS.10.4.2.2 Length Matching between SDCLK and DQS for x32 - 1 DeviceAll DQS signals (DQS) should meet this requirement:• (Total length of DQS) Max = Total Length of SDCLK• (Total length of DQS) Min = Total Length of SDCLK - 1.0”Total length equals trace from MCU Pin to Memory Pin, including HDI and Buried Micro Strip.Figure 19: Signal: Command (including Address) and ControlDoc. No. MV-S301368-00 Rev. A Copyright © 2009 MarvellPage 70April 6, 2009, Released
DDR Memory Interface (EMPI Bus)EMPI Layout NotesTable 21:Command and Control Signals Routing Recommendations for x32 - 1 DeviceTraceMaxLengthTrace WidthSpacing between this Signal traceand any other Signal traceLayerTL1 (Breakout) 0.4” 3 mils 3 mils HDITL2 0.9” 4 mils 4 mils Buried Micro StripTL3 0.4” 3 mils 3 mils HDI• Recommended maximum via count, including breakout via = 8• Total length of (TL1+TL2+TL3) Max = 1.7"• Refer to matching rules for length matching requirement between CMD and SDCLK.10.4.2.3 Length Matching between SDCLK and CMD for x32 - 1 Device• Total length of CMD/Control = Total Length of SDCLK +/- 0.12"• Total length = TL1+TL2+TL3.10.4.3 Routing Recommendations for x32 - 2 (x16) Devices(PXA32x only)Figure 20: Signal: MD, DQMTable 22:MD and DQM Signals Routing Recommendations for x32 - 2 (x16) devicesTraceMaxLengthTrace WidthSpacing between this Signal traceand any other Signal traceLayerTL1 (Breakout) 0.3” 3 mils 3 mils HDITL2A and TL2B 0.7” 4 mils 4 mils Buried Micro StripTL3A and TL3B 0.2” 3 mils 3 mils HDI• Recommended maximum via count, including breakout via = 8• Total length of (TL1+TL2A+TL3A) Max = 1.1" and• Total length of (TL1+TL2B+TL3B) Max = 1.1"• Length Matching within MD (applies for all 32 MD signals and 4 DQM signals)Copyright © 2009 MarvellDoc. No. MV-S301368-00 Rev. AApril 6, 2009, Released Page 71
Page 5 and 6:
10.2 Signals ......................
Page 7 and 8:
17.2 Signals ......................
Page 9 and 10:
26.2 Signals ......................
Page 11 and 12:
Copyright © 2009 MarvellDoc. No. M
Page 13 and 14:
Figure 42: SPI Protocol Interface B
Page 15:
TablesTable 1: How Design Guide Cha
Page 18 and 19:
PXA3xx Processor FamilyDesign Guide
Page 20 and 21: PXA3xx Processor FamilyDesign Guide
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
show all

PXA3xx Design Guide - Marvell

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?