PXA3xx Design Guide - Marvell

More documents

Recommendations

Info

PXA3xx Processor FamilyDesign Guide• Master to SSPSCLK / master to SSPSFRM• Master to SSPSCLK / slave to SSPSFRM• Slave to SSPSCLK / master to SSPSFRM• Slave to SSPSCLK and slave to SSPSFRMSee Figure 74 for illustration of the physical connections of the above configurations.Figure 74: Standard SSP Configuration Schema Block DiagramSSPSCLKPXA3xxProcessorIntel ® Monahans ProcessorSSPSFRMSSPRXDSSPTXDSSPCLKEN/SSPEXTCLKPeripheral SSPSSP_000_P221.3.2 External Clock Source Configuration SchemaThe external clock source configuration allows for an external clock source to be the SSPCLKgeneration source. Using an external clock source is different than the SSPSCLK operating as aslave. When using an external clock source, the SSPSCLK is still a master; however, the externalclock replaces the internal 13 MHz clock for PXA30x processor or 26 MHz internal clock for PXA31xprocessor (with SSCR0_x[52MM] set to one) as the source clock for SSPSCLK generation.The external clock source configuration allows SSPSCLK frequencies with bases other than13 MHz, or for using a network clock to serve as a clock source for an SSP, but the SSP is still themaster of SSPSCLK.See Figure 75 for illustration of the physical connection of the external clock source configuration.Doc. No. MV-S301368-00 Rev. A Copyright © 2009 MarvellPage 174April 6, 2009, Released
Figure 75: External Clock Source Configuration Schema Block DiagramSSPSCLKSSPSFRMIntel PXA3xx ® Monahans ProcessorProcessorSSPRXDSSPTXDPeripheral SSPSSPEXTCLKOther SSPor Network clocksourceSSP_001_P221.3.3 External Clock-Enable Configuration SchemaThe external clock-enable configuration allows an external device to control when the SSP isenabled. Configuring the SSP for external clock enable is performed by the use of the SSPCLKENsignal. In this mode, the SSP must be the master of SSPSCLK and does not use an external ornetwork clock as the base clock.See Figure 76 for illustration of the physical connection of the external clock-enable configuration.Copyright © 2009 MarvellDoc. No. MV-S301368-00 Rev. AApril 6, 2009, Released Page 175
Page 5 and 6:
10.2 Signals ......................
Page 7 and 8:
17.2 Signals ......................
Page 9 and 10:
26.2 Signals ......................
Page 11 and 12:
Copyright © 2009 MarvellDoc. No. M
Page 13 and 14:
Figure 42: SPI Protocol Interface B
Page 15:
TablesTable 1: How Design Guide Cha
Page 18 and 19:
PXA3xx Processor FamilyDesign Guide
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125: PXA3xx Processor FamilyDesign Guide
show all

PXA3xx Design Guide - Marvell

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?