12.07.2015 Views

PXA3xx Design Guide - Marvell

PXA3xx Design Guide - Marvell

PXA3xx Design Guide - Marvell

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>PXA3xx</strong> Processor Family<strong>Design</strong> <strong>Guide</strong>Figure 23: Signal: Command (including Address) and ControlTable 25:Command and Control Signals Routing Recommendations for x32 - 2 (x16) DevicesTraceMaxLengthTrace WidthSpacing between this Signal traceand any other Signal traceLayerTL1 (Breakout) 0.4” 3 mils 3 mils HDITL2A and TL2B 0.9” 4 mils 4 mils Buried Micro StripTL3A and TL3B 0.4” 3 mils 3 mils HDI• Recommended maximum via count, including breakout via = 12• Total length of (TL1+TL2A+TL3A) Max = 1.7"• Refer to matching rules for length matching requirement between CMD and SDCLK.10.4.3.3 Length Matching between SDCLK and CMD for x32 - 2 (x16) DevicesTotal length of CMD/Control = Total Length of SDCLK +/- 0.12"10.4.4 Routing Recommendation for 4 - x16 Devices (PXA32xOnly)Figure 24: Signal: DQS, DQ, DQM

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!