8x300 design guide - Al Kossow's Bitsavers - Trailing-Edge
8x300 design guide - Al Kossow's Bitsavers - Trailing-Edge
8x300 design guide - Al Kossow's Bitsavers - Trailing-Edge
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
PRELIMINARY<br />
BIPOLAR LSI DIVISION<br />
CHANNEl 0<br />
DBA<br />
DAB<br />
0 0<br />
FUNCTION<br />
Data transmission<br />
inhibited<br />
CHANEL1<br />
0 1<br />
Ai-Bi<br />
CHANNEL 2<br />
1 0<br />
Ai-Bi<br />
i Aj Bi<br />
Ai-Bi -<br />
CHANEL3<br />
CHANNEl 4<br />
i = Channel 0, 1,2,3,4,5,6, or 7<br />
Aj - Bi = Data transmission from Ai to Bi<br />
Aj - Bj = Data transmission from Bi to Ai<br />
AS<br />
CHANNElS<br />
BS<br />
TRUTH TABLE FOR INTERNAL<br />
LATCHES<br />
CHANNELS<br />
LATCHES<br />
L1 L2<br />
DIRECTION OF DATA<br />
CHANNEl 7<br />
1 1 Monitoring state<br />
1 0 Ai to Bi<br />
0 1 Bj to Ai<br />
0 0 No transmissjon<br />
Figure 1. Logic Diagram of 8X41 Asynchronous Bidirectional Bus Extender<br />
and Repeater<br />
INPUT /OUTPUT TRUTH TABLE<br />
EXTERNAL CONTROLS INPUT SIGNALS OUTPUT DRIVER SIGNALS<br />
DAB DBA AI BI ADI BDI<br />
H H L L H H<br />
H H L H H L<br />
H H H L L H<br />
H H H H H H<br />
H L L L H L<br />
H L L H H L<br />
H L H L H H<br />
H L H H H H<br />
L H L L L H<br />
L H L H H H<br />
L H H L L H NOTES<br />
L H H H H H Ai = External signal BDi = Output B driver<br />
L L X X H H ADi = Output A driver X = Don't care<br />
Bi = External signal<br />
4 9!!110liC9