8x300 design guide - Al Kossow's Bitsavers - Trailing-Edge

More documents

Recommendations

Info

+ X1=~ ~ :~ 50!} .. ~ PULSE 8X300 GENERATOR MICROCONTROLLER .. J.. - ~ 50!} PULSE GENERATOR CHARACTERISTICS ZOUT = 50n VOUT = 0-1 VOLT RISETIME ~ 10 ns SKEW ~ 10 ns - X2=~ Figure 2-9. Pulse Generator Clocking The final method of oscillator control involves driving the oscillator with an external TTL clock. The interfacing of a master TTL clock to the 8X300 is illustrated in Figure 2-10. __ ---tl~.~-------..... --__I X1=~ 1K CLOCK • • = OPEN COLLECTOR 1K 8X300 MICROCONTROLLER X2=~ TTL DRIVER CHARACTERISTICS: FALL TIME ~ 10 ns SKEW BETWEEN COMPLEMENTARY OUTPUTS ~ 10 ns Figure 2-10. TTL Clocking 2-15
2.2 8X300 TIMING To understand the 8X300 timing, it is necessary to know when the internal latches of the device are open and when they are not. Figure 2-11 is a detailed internal block diagram of the 8X300, depicting the latches and registers referred to in the discussions that follow in this section of the manual. Figure 2-12 is a timing chart illustrating the actions of these latches and registers throughout an instruction cycle. Table 2-3 describes the timing specifications of the device. It should be noted that all 8X300 internal latches are level triggered. 2.2.1 Instruction Cycle The Internal Timing Generator of the 8X300 is depicted in Figure 2-13. Either an external TTL clock or a crystal may be connected to Xl and X2, the inputs to the device's internal oscillator. In conjunction with the sequencer, the output of this oscillator generates all internal timing-control signals. Figure 2-14 shows the relationship of the internal timing signals to the Xl input. The 8X300 instruction cycle comprises four transitions of the internal system clock. The internal latches are controlled by these transisions, commonly referred to as quarter-cycles. Keep in mind that "quarter-cycles" refer to transitions of the internal system clock, not transitions of Xl. 2-16
Page 1 and 2: 8H500 DESIGn GUIDE Smn~liCS a subsi
Page 3 and 4: SIGNETICS ® reserves the right to
Page 5 and 6: CONTENTS Chapter Page Preface .....
Page 7 and 8: LIST OF TABLES TABLE PAGE 2-1 2-2 2
Page 9 and 10: FIGURE LIST OF ILLUSTRATIONS (Cont.
Page 11 and 12: 1.1 INTRODUCTION The Signetics 8X30
Page 13 and 14: 1.2 DESIGN AD V ANT AGES OF THE SIG
Page 15 and 16: In the area of development systems,
Page 17 and 18: MERGE lOGIC ~IVO ~IVl _.~IV2 (Nole.
Page 19 and 20: The function of the operand fields
Page 21 and 22: The Program Address logic data flow
Page 23 and 24: 1. ~elect ~ommand (SC) - a high (bi
Page 25 and 26: \- INPUT PHASE MCLK= LOW OUTPUT PHA
Page 27 and 28: OUTPUT OF ALU o I I I I I I v _L-BI
Page 29: The second, and most desirable, met
Page 33 and 34: XI ~~------------------------------
Page 35 and 36: Table 2-3. 8X300 AC Electrical Char
Page 37 and 38: 2.2.2 Timing Calculations It is an
Page 39 and 40: INSTRUCTION •••• tI INPUT I
Page 41 and 42: Xl _Il_n_r Not. 2 RESUME NORMAL OPE
Page 43 and 44: Normally, the instruction cycle tim
Page 45 and 46: LB/RB del~ (TIIBS) or the delay tim
Page 47 and 48: Table 2-4. Bit Manipulation Functio
Page 49 and 50: The following sections provide gene
Page 51 and 52: 6.154 MHz CLOCK NOMINAL r-----....
Page 53 and 54: \Nhen interfacing program storage c
Page 55 and 56: 2.4.2 I/O Interface Typical interfa
Page 57 and 58: The preceding descriptions should n
Page 59 and 60: ~ SIGNETICS 8X32 1/0 PORT - LB -- .
Page 61 and 62: stored in the successi ve-approxima
Page 63 and 64: g) Priority logic - If more than on
Page 65 and 66: ~LK------------------------~ +S~ 1
Page 67 and 68: 2.5.2 Interrupt Control (Handshake)
Page 69 and 70: The positive edge of the INTERRUPT
Page 71 and 72: the writing of I/O addresses is inh
Page 73 and 74: The outputs of the flip-flops are u
Page 75 and 76: 10 11 12 SHIFT LOGIC MERGE LOGIC 13
Page 77 and 78: BIPOLAR LSI DIVISION PROGRAM STORAG
Page 79 and 80: BIPOLAR LSI DIVISION phase. During
Page 81 and 82:
MIEIOEO" 11011 fR 81311 AND-data in
Page 83 and 84:
MICRacalTRaLLER 8X311 BIPOLAR LSI D
Page 85 and 86:
BIPOLAR LSI DIVISION AC CHARACTERIS
Page 87 and 88:
111£60£uNJIOLLER 11300 BIPOLAR LS
Page 89 and 90:
: ... BIPOLAR LSI DIVISION 8X300 TI
Page 91 and 92:
BIPOLAR LSI DIVISION Internal Timin
Page 93 and 94:
UICIOGONTIOLLEI BIPOLAR LSI DIVISIO
Page 95 and 96:
BUS IN I EkEICE lEGIS I EI IkklY PR
Page 97 and 98:
81320 PRELIMINARY OPERATING CHARACT
Page 99 and 100:
BUS IN I EIEICE lEGIS I EI lIllY PR
Page 101 and 102:
PRELIMINARY elPOLAR LSI DIVISION AC
Page 103 and 104:
BIPOLAR LSI DIVISION ARCHITECTURAL
Page 105 and 106:
BIPOLAR LSI DIVISION SYSTEM INTERFA
Page 107 and 108:
BIPOLAR LSI DIVISION Command/Status
Page 109 and 110:
FLOP" DISI FOR.III EN/CONTROl I FR
Page 111 and 112:
BIPOLAR LSI DIVISION Data Processin
Page 113 and 114:
BIPOLAR LSI DIVISION DC CHARACTERIS
Page 115 and 116:
~ FLOPPY DISK FORMATTER fGONTROLLER
Page 117 and 118:
-- u Current-Controlled Oscillator
Page 119 and 120:
2048 BII BlrOtliliM (25618) PRELIMI
Page 121 and 122:
2048 BII BIPOtAR RAM (25618) PRELIM
Page 123 and 124:
PRODUCT DESCRIPTION Both the 8T31 a
Page 125 and 126:
8-d" LIIEHED dlSl EEI'ONAL ./0 POIT
Page 127 and 128:
PRODUCT IDENTITY aT32- Three-state,
Page 129 and 130:
113271]33/1135/1136 1I12jll16 1142
Page 131 and 132:
1 BII LATCHED ADDRESSABLE BIDIRECTI
Page 133 and 134:
BIPOLAR LSI DIVISION ADDRESS PROGRA
Page 135 and 136:
PRELIMINARY SPECIFICATION DESCRIPTI
Page 137 and 138:
PRELIMINARY SPECIFICATION ABSOLUTE
Page 139 and 140:
= SABEl =---=========--__ F PRELIMI
Page 141 and 142:
PRELIMINARY BIPOLAR LSI DIVISION DC
Page 143 and 144:
PRELIMINARY BIPOLAR LSI DIVISION US
Page 145 and 146:
DC ELECTRICAL CHARACTERISTICS Vee =
Page 147 and 148:
APPENDIX B INSTRUCTION FORMATS B-1
Page 149 and 150:
8X300 INSTRUCTION SET S R/L 1314151
show all

8x300 design guide - Al Kossow's Bitsavers - Trailing-Edge

Create successful ePaper yourself

Delete template?

Save as template?