16.12.2012 Views

24/06/2005 - Controller General of Patents, Designs, and Trade Marks

24/06/2005 - Controller General of Patents, Designs, and Trade Marks

24/06/2005 - Controller General of Patents, Designs, and Trade Marks

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

(12) PATENT APPLICATION PUBLICATION<br />

(19) INDIA (21)<br />

(22) Date <strong>of</strong> filing <strong>of</strong> Application: 01/08/2003 (43)<br />

(54) Title <strong>of</strong> the invention:<br />

Application No: 750/MUMNP/2003 A<br />

Publication Date: <strong>24</strong>/<strong>06</strong>/<strong>2005</strong><br />

APPARATUS FOR DETERMINIG THE FILING LEVEL OF A PRODUCT IN<br />

A CONTAINER<br />

(51) International Classification : G 01 S 13/88 (71)<br />

(31) Priority Document No. : 101 <strong>06</strong> 681.3<br />

(32) Priority Date : 14/02/2001<br />

(33) Name <strong>of</strong> priority country : GERMANY<br />

(86)<br />

International Application<br />

No.<br />

: PCT/EP01/14788<br />

Filing Date : 14/12/2001<br />

(87) International Publication<br />

No.<br />

: WO 02/<strong>06</strong>7011 A1<br />

(61) Patent <strong>of</strong> addition to<br />

Application No.<br />

: NIL<br />

Filed on : N.A.<br />

(62)<br />

Divisional to Application<br />

No.<br />

: NIL<br />

Filed on : N.A.<br />

(57) Abstract:<br />

The invention relates to a device for determining the level <strong>of</strong> the<br />

contents (2) in a container (3). The aim <strong>of</strong> the invention is to realize<br />

a high-precision delay circuit (9). To this end, a delay circuit (9) is<br />

provided with the following elements: an emitting oscillator (14)<br />

that generates emitter pulses with an emitter frequency (f2); a<br />

sampling oscillator (15) that generates sampling pulses with a<br />

sampling frequency (f1), whereby the sampling frequency (f1) is<br />

lower than the emitter frequency (f2); a digital sampling circuit (17)<br />

that samples the emitter pulses with the sampling pulses; a<br />

regulating/control unit (16) that sets the frequency difference (f2 -<br />

f1) between the emitting oscillator (14) <strong>and</strong> the sampling oscillator<br />

(15) in order to obtain the predetermined translation factor.<br />

(FIG.: 1)<br />

Total Pages: 25.<br />

(72)<br />

Name <strong>of</strong> the Applicant:<br />

ENDRESS+HAUSER GMBH+CO. KG<br />

Address <strong>of</strong> the Applicant:<br />

HAUPTSTRASSE 1,<br />

79689 MAULBURG, GERMANY.<br />

Name <strong>of</strong> the Inventors:<br />

1. HEIDECKE FRANK<br />

Filed U/S 5(2) before the<br />

<strong>Patents</strong> (Amendment)<br />

Ordinance, 2004: NO<br />

The Patent Office Journal <strong>24</strong>.<strong>06</strong>.<strong>2005</strong> 17821

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!