16.12.2012 Views

24/06/2005 - Controller General of Patents, Designs, and Trade Marks

24/06/2005 - Controller General of Patents, Designs, and Trade Marks

24/06/2005 - Controller General of Patents, Designs, and Trade Marks

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

(21) Application No. 2577/DEL/1997 A (22) Date <strong>of</strong> filing <strong>of</strong> Application: 11/09/1997<br />

(54) Title <strong>of</strong> the invention: “A DATA PROCESSING APPARATUS AND A METHOD OF<br />

OPERATING THE SAME.”<br />

(51) International Classification 7 : G <strong>06</strong>F 9/34, G <strong>06</strong>F 12/02<br />

(30) Priority Data :<br />

(31) Document No.: NA<br />

(32) Date : NA<br />

(33) Name <strong>of</strong> convention country :<br />

NA<br />

(66) Filed U/s 5(2) : NIL<br />

(61) Patent <strong>of</strong> addition to application No. : NA<br />

(62) Filed on : NA<br />

(63) Divisional to Application No. :NIL<br />

(64) Filed on : NA<br />

Total No. <strong>of</strong> Pages:119<br />

(57) Abstract:<br />

(71) Name <strong>of</strong> the applicant:<br />

ARM LIMITED.<br />

Address <strong>of</strong> the Applicant:<br />

110 Fulbourn Road, Cherry<br />

Hinton, Cambridge CB1 9NJ,<br />

Engl<strong>and</strong>.<br />

(72) Name <strong>of</strong> the Inventor:<br />

RICHARD YORK<br />

HEDLEY JAMES FRANCES<br />

DOMINIC SYMES<br />

STUART BILES<br />

The present invention provides a data processing apparatus comprising: a plurality <strong>of</strong> registers for<br />

storing data items to be processed; a processor for processing instructions to be applied to data items<br />

stored in said plurality <strong>of</strong> registers; <strong>and</strong> register remapping logic for converting a logical register<br />

reference within a preselected set <strong>of</strong> instructions to a physical register reference identifying the register<br />

containing the data item required for processing by the processor.<br />

By this approach, a remapping instruction need only by executed once in order for the remapping to be<br />

applied to a desired number <strong>of</strong> instructions. This is in contrast to prior art techniques, where subsequent<br />

to a remapping instruction being executed, the remapping is applied to all subsequent instructions, ie. a<br />

desired number <strong>of</strong> instructions cannot be selected.<br />

The invention is particularly advantageously employed in apparatus arranged to repeat in instruction<br />

loop, the instruction loop including said preselected set <strong>of</strong> instructions . In such cases, loop hardware<br />

used to manage the repeat instruction can be arranged to update the register remapping locig each time<br />

the instruction loop is repeated, <strong>and</strong> hence the remapping logic is only executed once prior to the repeat<br />

instruction being executed.<br />

18205

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!